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1 
Abstract 
Given a source and a set of ou tpu t gates, there are numerous ne twork configu-
rat ions w h i c h can connect t h e m so t ha t a pulse f r o m the source w i l l reach a l l 
the o u t p u t gates. I n the past , the m i n i m u m Steiner t ree a l go r i t hm and A- t ree 
a l g o r i t h m are used to ob ta in a "good" ne twork . I n th is thesis, the op t im iza -
t i o n techn ique of s imu la ted anneal ing is app l ied to ob ta in an o p t i m a l so lu t ion 
i n w h i c h the delays are m in im ized . 
Since the process of s imula ted anneal ing is compu ta t i ona l l y expensive, in -
stead of ca r ry ing out a complete s imu la t ion of each candidate network , approx-
i m a t i o n is used. There are many ways to compu te the approx imate delay and 
the m e t h o d of s tabi l ized A W E is selected. Moreover we show how the so lu t ion 
space can be reduced so t ha t much c o m p u t a t i o n t i m e is saved. 
A number of examples are used to test the a lgo r i t hm. Results are compared 
to those by m i n i m u m Steiner tree a l go r i t hm and A- t ree a lgor i thm. Improve-
ments of 5-27% are observed for overal l per formance op t im iza t ions , and u p to 
44% are observed for op t im iza t ions on i n d i v i d u a l delays. 
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Chapter 1 
Introduction 
I n V L S I , delay con t ro l is becoming an i m p o r t a n t issue. As technology demands a 
faster and faster design, some delays wh i ch prev ious ly were considered negl ig ib le 
are p lay ing a more i m p o r t a n t role i n the speed const ra in t of c i rcu i ts . One 
example is the in terconnect network delay. M i n i m i z i n g the interconnect ne twork 
delay w i l l improve the per formance of V L S I design. 
There are two ways of achieving the m i n i m i z a t i o n . T h e f i rst one is t o place 
the t ransis tors and source i n a manner such t h a t t hey are close together and the 
in terconnect delays are smal l . Th is is the “p lacemen t ” procedure of V L S I de-
sign. Ano the r is, when the source (dr iver ) and the t ransistors are geometr ica l ly 
f ixed, t o b u i l d an interconnect network such t h a t the delays are m in im ized . O f 
course g iven a conf igurat ion, there are numerous ways to do the l i nk ing . T h e 
p rob lem is more compl ica ted by tak ing in to account the capacitance effect of 
j o i n t s and bends of in terconnect networks (L - jo in ts T - j o in t s , cross-joints). I n 
th is case there is no a l go r i t hm tha t can f i nd t he o p t i m a l solut ion. I t is a com-
b ina to r i a l o p t i m i z a t i o n prob lem. Special techniques should be appl ied t o solve 
the p rob lem. S imu la ted Annea l ing is one. 
S imu la ted Annea l ing originates f r o m the process of “anneal ing” i n phys ica l 
science. I t is a generic technique to solve m u l t i v a r i a t e op t im iza t i on prob lems. 
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I t has been proven t h a t s imula ted anneal ing can find a g lobal m i n i m u m w i t h 
a p robab i l i t y of one asympto t i ca l l y [vLA89] [LM86 ] . T h e technique has been 
w ide ly used i n V L S I design. 
A l t h o u g h s imu la ted anneal ing can produce solut ions w i t h h igh qua l i ty , i t 
is very t ime-consuming. T h e reason is t ha t i t has to lower the tempera tu re 
s lowly so as to prevent quenching [vLA89] . T h e conf igurat ions are changed 
and the corresponding cost funct ions are evaluated m a n y t imes i n the process. 
As a resul t , the t i m e for evaluat ing the cost f unc t i on , wh i ch i n the case of 
in terconnect layout design is the delay, is a c r i t i ca l factor t o determine whether 
the o p t i m i z a t i o n process is feasible. 
For a g iven ne twork model , there are m a n y di f ferent ways to find the net-
work delay. They vary b o t h i n complex i ty and accuracy. The usual t rans ient 
s imu la t ion seems impossib le as i t requires large C P U t ime . Therefore cer ta in 
degree of app rox ima t i on must be al lowed so as t o save t i m e at the expense of 
loss of accuracy. I n the past, a l umped-RC m o d e l is common because of i ts 
s imp l ic i ty . Based on the l umped-RC mode l t he m i n i m a l Steiner tree p rob lem 
i n V L S I rou t i ng has been studied [KT92] . A lso there are proposals based on 
d i s t r i bu ted mode l [CLZ93] and RC-tree mode l [RPH83] . However these mod -
els ignore the inductance effect and they are no t adequate i n the presence of 
ref lect ions of pulses. [ZTCD93] proposes a d i s t r i bu ted R L C mode l and the in-
ductance effect is in f luent ia l . Other t h a n t h a t , E lmore delay mode l is also an 
eff icient way to evaluate the delay. B u t l ike t he RC- t ree model , i t is too s imple 
to handle the prob lem. A n n t h order extension of the E lmore delay based on 
Fade approx imat ion , known as Asymp to t i c Wave fo rm Eva lua t i on (AWE) [PR90 
has been proposed. Un fo r tuna te l y i ts so lu t ion is not stable for some stable 
networks. 
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Each o f t h e above-ment ioned methods has p rob lems i n te rms of ef f ic iency or 
accuracy. There fo re none of t h e m is a good cand ida te fo r delay es t ima t i on as 
t he cost f u n c t i o n o f s imu la ted anneal ing. 
As a resu l t , there are th ree steps t o accomp l i sh i f we want t o do the op t i -
m i z a t i o n of delay i n designing in terconnect ne tworks , namely , 
• t o def ine a su i tab le m o d e l for t he phys ica l devices o f a network， i .e., j o i n t s 
of i n te rconnec t , t e r m i n a t i n g gates, etc. 
• t o find a reasonable delay eva lua t ion m e t h o d , i n t e rms of ef f ic iency and 
accuracy, t o be t he cost f u n c t i o n i n t he process o f s imu la ted anneal ing; 
a n d 
• t o def ine the necessary parameters , l i ke log ica l conf igurat ions and moves 
of conf igura t ions, requ i red for t he s imu la ted anneal ing. 
T h i s thesis is organized as fol lows. I n Chap te r 2 there is a rev iew of prev ious 
w o r k . Chap te r 3 w i l l define the c o m p u t a t i o n a l mode l , w h i c h is su i tab le fo r 
s imu la t i on , of phys ica l c i rcu i ts . Chap te r 4 discusses and compares d i f ferent 
delay models , and elaborates on the the m e t h o d of delay eva luat ion adopted. 
I n Chap te r 5 we w i l l f o rmu la te the delay m i n i m i z a t i o n p r o b l e m such t h a t t he 
techn ique of s imu la ted anneal ing can be app l ied . E x p e r i m e n t a l results are g iven 
and ana lyzed i n Chap te r 6. T h e conclusion w i l l be i n Chap te r 7. 
Chapter 2 
Review of Previous Work 
2.1 Optimization of Delay and Layout Design 
U n t i l now s imu la ted anneal ing has not been app l i ed t o the p rob lem of delay 
m i n i m i z a t i o n by layou t design. Var ious o ther f o rms of o p t i m i z a t i o n have been 
exp lo red though . I n some cases layout design is i n te rp re ted as the m i n i m u m 
Steiner t ree p r o b l e m as fol lows: g iven a set P o f n po in ts , find a set S o f Steiner 
po in ts such t h a t t he m i n i m u m spanning t ree over P U ^ has a m i n i m u m cost, 
w h i c h is the sum of M a n h a t t a n leng th of t he edges. I t m in im izes the t o t a l l e n g t h 
o f t he in te rconnect . S t r i c t l y speaking i t is no t m i n i m i z a t i o n of delay b y layou t 
design, t h o u g h the t o t a l l eng th of in terconnect is re la ted t o the delay. 
Ins tead of t o t a l in terconnect length, i f de lay is the cruc ia l point， there is a 
p r o b l e m of how t o evaluate the delays before m i n i m i z a t i o n can be done. Since 
s imu la t i ng c i rcu i ts t o w o r k out the delay is expensive i n t ime , m u c h prev ious 
research effort is p u t on s tudy ing eff icient me thods t o es t imate or app rox ima te 
t he delay w i t h reasonable accuracy. T h e y inc lude , 
• E l m o r e delay 
E l m o r e delay is t he s implest among the var ious methods [Elm48]. I t is t he 
4 
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first order m o m e n t of the impulse response and i t is s imp ly as 
Ti 二 E RikCk 
k 
where Ck is t he capacitance of the node k- and Rik is the resistance on the 
c o m m o n p o r t i o n of two paths f r o m the source t o the ith node and f r o m 
the source t o the kth. node. 
A l t h o u g h i t is based on l u m p e d c i rcu i ts , i t can be general ized t o inc lude 
t ransmiss ion l ines [ Y K ] . E lmore delay can be regarded as an average of 
the signal [ Y K ] . 
• R C Trees 
Some researchers approx imate an in terconnect ne twork by a R C tree, i.e., 
s imp l y ignor ing the inductance [RPH83] . T h e n based on the fact t ha t the 
vol tage mus t be monoton ic increasing i n an R C tree the upper and lower 
bounds on the delay are found. I f t he delay is def ined as the t i m e the 
response reaches Vi, the bounds are, 
Tm 
where 
Tp = y ^ RkkCk 
k 
Toi == RkiCk 
k 
Tm 二 i ^ R l A V R i i 
k 
using the notat ions i n the previous paragraph on E lmore delay. 
t 
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• T w o Poles A p p r o x i m a t i o n 
I n [ZTCD93 ] a two-pole approx imat ion o f t rans ient responses is suggested. 
I n th is approach there is no assumpt ion of ignor ing inductance. Th i s 
m e t h o d ext racts more in fo rmat ion f r o m t he impu lse responses t o do ap-
p r o x i m a t i o n and therefore i t is more accurate. A lso i t is more general ized 
t h a n the R C trees as an R C tree is a special case of the two-pole approx-
i m a t i o n . I n a few. words, the me thod approx imates an impulse response 
by a second order f unc t i on and f inds t w o poles and the i r corresponding 
residues of the ne twork , ignor ing others. B y these two poles the t rans ient 
response of ne twork is computed. 
T h e m e t h o d is be t te r t h a n ones prev ious ly described i n the sense t h a t i t 
( to some ex ten t ) includes the effect of ref lect ions w i t h i n the interconnects. 
However we can prove tha t the two-pole app rox ima t i on is a special case of 
A s y m p t o t i c Wave fo rm Evaluat ion (see be low) . T h e proof w i l l be presented 
i n Sect ion 4.3. 
• A s y m p t o t i c Wave fo rm Eva luat ion ( A W E ) 
I t is ment ioned t h a t E lmore delay is the f i rs t order moment of the impu lse 
response. O f course there are higher order moments wh ich can be used 
for approx imat ion . W h e n they are used, m u l t i p l e poles of the ne twork can 
be found instead of on ly two. A s y m p t o t i c Wave fo rm Eva luat ion [PR90 
is a m e t h o d t h a t evaluates the impulse response {H{s)) or d i rec t l y the 
vol tage ( V ( s ) ) i n the f o r m of power series i n s f i rst and then uses Fade 
app rox ima t i on to find the poles. 
H{s) = mo + miS + H 
6n- l 广 1 + + … + feo 
« r ^ ； 
+ d n - l 产 1 + • • • + ao 
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二 
^ s-Pi 
T h e n u m b e r o f poles depends on how h i g h t he order of m o m e n t s is used. 
There fo re i t is p red ic ted t h a t t he m e t h o d can a p p r o x i m a t e the t rans ien t 
response very wel l . 
• E x p o n e n t i a l Decayed P o l y n o m i a l F u n c t i o n 
A l t h o u g h A W E is i n t u i t i v e l y good for t h e a p p r o x i m a t i o n o f in te rconnect 
ne tworks , w h e n i m p l e m e n t i n g t h e eva lua t i on i t encounters a b ig p r o b l e m , 
n a m e l y t he existence of r igh t ha l f p lane poles even for stable networks . 
There fo re there is another approach proposed, i .e., t h e exponen t ia l decayed 
p o l y n o m i a l func t ions ( E D P F ) [ L D W C 9 3 ] . I n th i s a p p r o x i m a t i o n there is 
on l y one pole and can be easi ly cons t ra ined on t he le f t ha l f p lane. T h e 
general f o r m of i t is 
h(i) = bo + + P 躺'+ …+ 
I n f requency d o m a i n 
辽，、P o d . Pid , ^''Pmd 
丑⑷=rr^ + (1+dsy + …+(1+ds)-^^ 
There fore t he p o l y n o m i a l represents t h e d is turbances ( w i t h decay) f r o m 
ref lect ions. T h i s approach guarantees the re is no p r o b l e m of “b low u p ” fo r 
stable networks . 
Us ing the above delay es t ima t ion m e t h o d , some exper iments of m i n i m i z i n g 
the delays b y layout design is carr ied ou t [ Z T C D 9 3 ] . As t o m i n i m i z a t i o n m e t h o d 
a l l prev ious w o r k employs heur is t ic a l go r i t hms t o o b t a i n a "good" resul t，which 
m a y no t be the o p t i m a l so lut ion. For examp le i n [ Z T C D 9 3 ] the two-po le approx-
i m a t i o n is app l ied and the heur is t ic a l g o r i t h m o f A -T ree is used for m i n i m i z a t i o n . 
I 
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Simula ted anneal ing is not used, a l though i t is bel ieved to be a good me thod t o 
solve combinator ia l op t im iza t i on prob lem (see Section 2.2 ). 
2.2 Simulated Annealing 
Simulated anneal ing is a generic technique to solve combinator ia l op t im iza t i on 
problems. I t is f i rst in t roduced by K i r k p a t r i c k i n 1982’ who got the idea f r o m 
the process of anneal ing i n physical science. I n physical terms, a solut ion wh ich 
condenses to sol id is a process of lowering the in te rna l energy of the so lu t ion 
( f r om solut ion to sol id). There are many possible forms of the solid produced. I f 
the cool ing schedule is slow, the solut ion has suff icient t i m e to "search" t h rough 
the ensemble space and has a larger p robab i l i t y t o reside i n a lower energy level. 
I t corresponds to the fo rmat ion of large crystals. T h e n given an op t im iza t i on 
prob lem, i f the set of configurations is analogous to the ensemble space, and 
the cost func t ion , wh ich evaluates the “goodness，，of i nd iv idua l conf igurat ion, 
is analogous to the energy level, we can s imulate the process of annealing and 
get a good qua l i t y ( low energy) conf igurat ion by cont ro l l ing the " tempera tu re" 
careful ly. Th is is the reason why the technique is cal led "s imulated anneal ing". 
A p rob lem of op t im iza t i on can be fo rmu la ted as a pair ( 5 , C ) , where S is 
the set of a l l possible configurations of the system, and C is the cost func t ion 
wh ich reflects the "goodness" of the conf igurat ion, 
C :S -^R 
R is the set of real number . Usual ly a lower number means a bet ter config-
urat ion. S imulated anneal ing can find the o p t i m a l solut ion (the conf igurat ion 
of lowest cost) w i t h a probab i l i t y of one asymptot ica l ly . I t is noted tha t i f 
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given any p r o b l e m we can define 5 , C and the moves t h a t are the “ r a n d o m mo-
t ions" of conf igurat ions, s imula ted anneal ing can be app l ied to find the so lu t ion. 
Therefore i t is generic (not p rob lem dependent ) , w h i c h is d i f ferent f r o m m a n y 
a lgor i thms. 
I t is in te res t ing to compare s imu la ted anneal ing w i t h i te ra t i ve me thod . I t e r -
a t ive m e t h o d is very common i n solv ing o p t i m i z a t i o n p r o b l e m before s imu la ted 
anneal ing was in t roduced. The idea of i t is s imple . S ta r t i ng w i t h an i n i t i a l 
guess, t he conf igura t ion is evaluated and t hen p e r t u r b e d a l i t t l e t o get a neigh-
bor conf igura t ion. T h e n the pe r tu rbed conf igura t ion is evaluated. I f t he new 
conf igura t ion has a lower cost (pe r fo rm be t te r ) t h a n the last one, i t is accepted 
as t he cur rent conf igurat ion. The moves are mono ton i ca l l y decreasing ( i n te rms 
of cost f unc t i on ) . T h e solut ion obta ined is a loca l m i n i m u m wh ich may be worse 
t h a n most of the possible conf igurat ions. A lso the pos i t i on of local m i n i m u m 
depends heav i ly on the i n i t i a l guess. These are the m a i n disadvantages of i te r -
a t ive methods . Th i s can be improved by repeat ing the m e t h o d w i t h d i f ferent 
i n i t i a l guesses, and choose the best one as the f i na l so lu t ion. However how m a n y 
guesses are enough and where the guesses shou ld be are not easy to answer. 
S imu la ted anneal ing is superior to i t e ra t i ve methods i n t ha t i t is un l i ke ly t o 
be t r apped by a local m i n i m u m . I t can be regarded as a ref inement of i te ra t i ve 
m e t h o d by changing the zero p robab i l i t y of accept ing conf igurat ions of larger 
costs t o a cer ta in value according to the dif ference of costs and another parameter 
k n o w n as " t empera tu re " . T h e n by carefu l ly con t ro l l i ng the tempera tu re ( l ike 
t ha t of anneal ing physica l ly) the p robab i l i t y o f ge t t i ng stuck at a local m i n i m u m 
is smal l . Fo rma l l y let C{i) be the cost of con f igura t ion i , then the p robab i l i t y 
t 
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of accept ing the move f r o m i to j is 
min[l,exp{{C{i)-CU))/T)] 
where T is the temperature. Though i t is not the on ly possible acceptance 
possibi l i ty, i t is the most common one. The fo l lowing shows the generic s imulated 
anneal ing a lgo r i t hm [WLL88] : 
begin 
5 : = I n i t i a l so lut ion So ； 
T : = I n i t i a l temperature To ； 
whi le (s topping cr i ter ion is not satisfied) do 
begin 
whi le (not yet i n equ i l ib r ium) do 
begin 
5" :=Some random neighbor ing solut ion of S ； 
. A C{S') 一 C{S)； 
Prob := mm(l, exp{—A/T)； 
i f random{Q, 1) < Prob t hen S:=S'； 
end; 
Upda te T ; 
end; 
O u t p u t best solut ion; 
end; 
In i t i a l l y the temperature is h igh enough t o pe rm i t nearly a l l moves to be 
accepted. A n d i t decreases gradual ly to a low tempera ture such that the con-
f igurat ion is “ f rozen” , i.e., no move is possible. I n pract ice the moves are gener-
ated randomly and a random number is generated to te l l whether the move is 
accepted, according to the probabi l i ty m m [ l , exp{[C{i) - C [ j ) ) I T ) . 
Simulated anneal ing is also known as The rmodynamic Op t im iza t i on [SBD87], 
Stat is t ical Cool ing [AL09] as wel l as Probabi l is t ic H i l l -C l imb ing [RSV84]. I t 
has been appl ied to many problems. Examples are standard cell p lacement 
[SSV85] [Gro86] [BJ86] [KR87] [SL87] [WLL88]，global rou t ing [SSV85] [VK83] 
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[ W L L 8 8 ] t rave l ing salesman p rob lem [Cer85] [BL84] , floorplan design [WL86] 
W L 8 9 ] [WT89]，etc. 
For the p rob lem under considerat ion, the so lu t ion space consists of a l l possi-
ble t ree conf igurat ions tha t connect a l l of the nodes. T h e cost func t ion is re lated 
t o the delay of each conf igurat ion and the la t te r w i l l be defined more precisely 
la ter . T h e most t i m e consuming par t of the a l g o r i t h m is the evaluat ion of the 
cost f unc t i on or delays. Th is is discussed i n Chapter 4 af ter the i n t roduc t i on of 
the c i rcu i t mode l of each tree conf igurat ion. 
Chapter 3 
Definition of Circuit Model 
Given an i n p u t gate and a number of o u t p u t gates, a l l be ing fixed geometr ica l ly , 
we interconnect t h e m rec t i l inear ly i n such a way t h a t pulses f r o m the i npu t gate 
can reach a l l the o u t p u t gates. F ig. 3.1 shows an example of connect ing an 
i n p u t gate and 8 o u t p u t gates. I t is obvious t h a t there w i l l be branches, bends 
A 
D> 
i npu t gate ou tpu t gate 
^ k 1 . ‘ 
Z discont inuous 
t > / 
points 
^——> I 
Figure 3 .1 : A n example of connect ing a number of gates. 
and discont inuous po in ts where gates are located. They are col lect ively cal led 
12 
13 
Chapter 3 Definition of Circuit Model 
d iscon t inuous po in ts . T o enumera te a l l d i f fe ren t t ypes o f d iscont inuous po in ts， 
we have, ^ 
1) kl b e n d 
2) U T - j o i n t 
3) kJ cross- jo int 
4) y bend w i t h a gate 
A 
5) KI T - j o i n t w i t h a gate 
6) ^ V cross- jo int w i t h a gate 
丄 < 
7) V no bend , b u t w i t h a gate 
Such d iscont inuous po in ts produce some u n p r e d i c t e d effects i n classical c i r -
cu i t analysis. The re is m u c h research w o r k s t u d y i n g such effects, and d i f fe rent 
mode ls are proposed. T h e proposed models usua l l y cannot be s i m p l y s i m u l a t e d 
b y a few c i r cu i t e lements. [AA80 ] [SB73] [GG78 ] [Eas75] [HM93 ] 
A l t h o u g h there are var ious models proposed, a m o n g t h e m there is a com-
m o n conc lus ion w h i c h is t he existence of capac i tance, and i t is t he m a j o r p a r t 
a f fec t ing t he n e t w o r k delay. Therefore we s i m p l y adop t t he m o d e l proposed b y 
[SB73] t h a t s i m p l y replaces the d iscont inuous po in t s w i t h capaci tors. A n d for 
t he t e r m i n a t i n g gates, a capaci tor is adequate fo r s i m u l a t i n g each of t h e m . As 
a resu l t t he models for d iscont inuous po in ts 1-3 respect ive ly are， 
a 
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and the types 4-6 are the same as t ype 1-3 b u t w i t h the capacitance be ing the 
add i t i on of the gate capacitance and the d iscont inuous po in t capacitance. 
Special care should be taken to t ype 7. T h e interconnect is a s t ra ight l ine. 
B u t there is a gate under the m idd le of i t . We cannot t reat i t as one in terconnect 
l ine. Therefore we cut the interconnect in to t w o pieces and the end of each is 
connect to the gate (capaci tor ) . 
T h e mode l for t ype 1 and t ype 7 is the same b u t w i t h di f ferent capacitance. 
As to i n p u t gate, we s imp ly consider i t as a vol tage source w i t h a source 
resistance R, 
§ 
A d d i n g the t e r m i n a t i n g gate model , 
V ^ 
we can transfer a physical c i rcu i t in to the m o d e l t ha t we can easily compute . 
F ig . 3.2 is a t rans fo rmed mode l of c i rcu i t i n F ig . 3.1. I t is a d i s t r i bu ted R L C -
tree w i t h o u t floating capacitors and grounded resistors. Therefore i t is e l ig ib le 
for many delay models t ha t require those condi t ions. 
I t is obvious t ha t g iven the posit ions of gates l i ke those i n Fig. 3.1, we should 
always be able t o connect the gates i n a tree manner . I t is not necessary t o have 
meshs (loops) as pulses w i l l reach al l the gates i f each of t h e m has one and on ly 
one p a t h going f r o m the i npu t gate to i tself. Therefore, by exc luding the cases 
of meshs, for any geometr ic conf igurat ion o f gates, the interconnect ne twork 
generated should be able t o t rans form in to a RLC- t ree . 
• 
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F i g u r e 3 .2 : C o m p u t a t i o n a l m o d e l 
I n m a t h e m a t i c a l mode l , the tree of a c i r cu i t consist of a root node ( i npu t 
gate) , t he usual nodes (types 1-9), leave nodes ( t ype 10), and edges ( u n i f o r m 
t ransmiss ion l ines) w i t h di f ferent weights ( leng th ) . Th i s mode l w i l l be discussed 
i n de ta i l i n Sect ion 5.2.1. 
fl 
Chapter 4 
Evaluation of Delay 
I n Sect ion 2.1 various forms of delay eva luat ion are discussed. However none is 
good enough i n te rms of accuracy and re l iab i l i t y . A more accurate delay m o d e l 
is needed. I n th is chapter we f irst explore the reasons for the previous methods 
to be unfavorable and how we can have a be t te r me thod . 
4.1 RC-tree and Elmore Delay 
For b o t h the cases of RC- t ree and E lmore delay, they ignore the inductance 
effect and hence the in te rac t ion delay effect o f t he interconnects. Therefore for 
the delay mode l t o be a good approx imat ion , t h e in te rac t ion between nodes at 
d i f ferent posi t ions should be “ fas t ” . I t is s t ra igh t fo rward to conclude t h a t i f 
interconnects between nodes are short the pulse w i l l be bounced back and f o r t h 
i n very short t i m e , and " a t t a i n quas i -equ i l ib r ium" very quickly. B u t how fast 
is " fas t "? I t should be w i t h reference t o the t i m e constant of the ou tpu t nodes 
RikCk, using no ta t i on i n Sect ion2:Elmore delay. I n most cases Rik is near ly 
equal t o the source resistor as the resistance per u n i t length of the in terconnect 
is very smal l . Moreover since veloci ty is l/VW ( for lossless l ine) , where L is 
the inductance per u n i t l eng th and C is the capaci tance per un i t length of the 
interconnects, i f Rik or Ck is larger, or the in terconnect is shorter, or C and L is 
16 
Chapter 4 Evaluation of Delay 
smal ler , RC- t ree or E lmo re models are be t te r approx imat ions . As a resu l t , t he 
cond i t i on for RC- t ree or E lmore models t o be v a l i d is 
RikCk > I 瓜 
k 
Where I is the t o t a l l eng th of interconnects. T o rough ly est imate, let t he source 
i n p u t resistance be 5 0 ^ , the capacitance at o u t p u t node be 1.0 x l O ' ^ ' F , C 二 
1 X 1 0 一 10 F / m , L = l x I Q - ' H / m and the t o t a l l e n g t h of the lossless t ransmiss ion 
l ine is 0.01m. I f there is on ly one ou tpu t node, t h e n b o t h E/： RikCk and ly/LC 
are of order lO—u. Therefore E lmore delay is n o t va l id i n th is example. 
4.2 Exponential Decayed Polynomial Function , 
Exper imen ts are carr ied out about Exponen t i a l Decayed Po l ynomia l F u n c t i o n 
( E D P F ) and i t is f ound tha t E D P F is good at app rox ima t i ng waveforms w i t h 
sma l l osci l lat ions. Otherwise only the m a i n t r e n d of the waveform is obta ined. 
A n example is i l l us t ra ted i n Fig. 4.1 I n fac t , l i ke Fade A p p r o x i m a t i o n , i t uses 
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(a) (b) 
D o t t e d lines: funct ions to be approx imated . 
Sol id l ines: The E D P F curve. 
Figure 4.1: T h e performance o f E D P F approx ima t ion 
the Tay lor 's expansion of the transfer f u n c t i o n at f requency s 二 0. As w i l l be 
-I O 
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discussed i n Sect ion 4.4, the higher order f requency pole w i l l lose i ts effect i n 
h igh moments . Therefore the m i n i m i z a t i o n on t he difference on the h igh order 
te rms of t r u e t ransfer f unc t i on and the a p p r o x i m a t i o n po l ynomia l w i l l take no 
account on the h igh f requency poles, wh ich is responsible for the fluctuations 
i n the waveform. Moreover i n order t o get a wave fo rm w i t h more osci l lat ions, 
h igh degree p o l y n o m i a l funct ions are requi red, w h i c h makes lower ing the order 
of m o m e n t t o be m i n i m i z e d impossible. A n o t h e r disadvantage is t ha t i t in -
volves a m i n i m i z a t i o n process tha t requires m u c h more t i m e compared to o ther 
approx imat ions l ike A W E ( P a d e ) . 
4.3 Two-pole Approximation 
T h e two-po le app rox ima t i on is i n effect near ly a second order Fade approx i -
m a t i o n (momen t ma tch ing ) . The two poles are f ound by solving the degree 2 
po lynomia ls : 
k k 
where 7 1.23 and Ck is the node capacitance o f kth node, R ik {L ik ) is the t o t a l 
resistance ( inductance) of the common pa th f r o m the source to the ith and kth 
nodes. B u t for a RLC- t ree , the moments of t h e node i are found recursively t o 
be [ Y K ] 
m p 二 ( - i r E ( 丑 认 Q ( 一 1 广 1 爪 P - i -
k 
w i t h m _ i = 0 and mo 二 1 、 A s a result 
mo == 1 
iThe definitions of moments in [YK] and [PR90] are a little different (the -1 factor). For 
consistency we use the convention adopted by [PR90]. 
19 
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mi = —^RikCk 
k 
m2 = Y^RikCkY^RkjC广 iLikCk 
k j k 
毋 
I f resistance per un i t length is very smal l , the s u m Efc RikCk is dominated by the 
resistance of the source Rin. Therefore E . RikC, « Rin Hk Ck wh ich is the same 
for a l l nodes. As a result ( E . R i k C k f « ^UkCh E i 丑 f c i 。 B y long d iv is ion 
we can show t h a t 
1 
T.kUkCks'^^llkRikCkS-^l 
= 1 - E RikCks + ( ( E RikCkY - E LikCk、s2 + … 
二 1 + miS + m2S^  H 
Therefore the two-pole approx imat ion is i n effect near ly a Fade approx ima-
t i on w i t h zero degree numerator po lynomia l and second degree denominator 
po lynomia l . I t is di f ferent f r om second order A W E i n the sense tha t the numer-
ator po l ynomia l is two degree less than the denominator po lynomia l , and the 
value of 7 is not exact ly 1. 
W i t h only two poles, there can only be two forms of signal curves (F ig. 4.2). 
F ig. 4.2(a) refers to the case of two conjugate poles on the lef t ha l f plane and 
fig 4.2(b) refers to the case of two negative rea l poles. There w i l l be problems 
when rest r ic t ing ourselves to two poles since i n many cases there are more t h a n 
two dominant poles. 
4.4 AWE and Adopted Delay Model 
The wel l -known p rob lem of Asympto t i c Wave fo rm Eva luat ion ( A W E ) is the 
generat ion of unstable pole even for stable systems. [Cha91] [R.F71] [CN92] 
on 
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(a) (b) 
Figure 4 .2 : The two possible curve shapes of two-pole approx imat ion 
A G K P 9 2 ] Th i s section is t r y i ng to invest igate the p rob lem and then to see how 
i t can be eased. We f irst present the fo l lowing theorem: 
Theorem 1 For a complex func t ion H{s) wh i ch has simple poles at Pn w i t h 
corresponding residues kn, then 
n S Pn n 
I f every pole w i t h a radius r < R, for some R, is inc luded i n the f irst par t of the 
expansion, t hen the power series E n Cn^^ converges at any po in t s丨 w i t h 丨•s'l < R. 
Proof Consider one of the poles pi. Let F i ( s ) = H{s)-念.Then 
F i { s ) { s - p i ) = H { s ) { s - p i ) - k i 
Evaluat ing at p i 
Fi{s){s - pi)\s=p, 二 一 
二 0 
As a result F{s) has no pole at p i . I n o ther words, Fi(s) extracts the pole 
Pi f r o m H(s). Therefore repeatedly ex t rac t ing poles f r om the func t ion we 
書 
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w i l l have the equat ion. 
“ S - P n 
Fn can be expanded in to a M a c l a u r i n series and t he equat ion i n t he theo-
r e m resul ts . I f every pole w i t h rad ius r < i U o r some R are ex t rac ted , t he 
M a c l a u r i n series w i l l converge at any p o i n t w i t h l^ ' l < R because there 
is no pole w i t h i n the circle w i t h rad ius R. • 
Usua l l y t he coeff icients c^ i n the power series converge very fast t o zero. 
There fore we can j u s t i f y the A W E w h i c h approx imates the f unc t i on b y a few 
poles. 
k-
E x p a n d i n g the f rac t ions Ya we have a power series of s: 
j m 
Sta r t i ng f r o m the lowest order, the momen ts o f H{s) are matched t o the co-
eff icients o f expansion of H{s) u n t i l there are enough equat ions and t h e n h 
and Pi are solved. There are 2q unknowns t o be solved and there should be 2q 
equat ions. 
一 + + 〜 = m o 
Pi P2 Pq 
>1 P2 Pq 
« 參 
一 + + + 二 爪 
Pi P2 Pi 
However we can decouple the equations i n to those t h a t find the poles and those 
‘ cyy 
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find t h e residues. F i r s t solve the set o f equat ions ( [ A G K P 9 2 ] ) : 
1 r 1 r “ 
nir TUr+l • . • rriq-i aq rUq+r 
rUr+l mr+2 … … 〜-1 一 一 爪g+r+1 ^^.l) 
. • . • ： ： 
： ： •• ： • • 
mg+r•-1 ？T^g+r . . •爪 2 g + r - 2 J � L 爪2g+r•-1 _ 
w i t h r 二 0. T h e n t h e poles are the roots o f t h e charac ter is t ic p o l y n o m i a l : 
1 + a i5 + 02^2 + … + 广 1 + dqsq 二 0 
Once t he poles are f ound , t he m unknowns o f residues are solved b y t he first g 
equat ions of t h e o r i g i na l set of equat ions. 
1 r "I r -
l / p i 1/P2 ••• 1/Pg 
一 1/PI 1/PI . . . 二 m i (4 2 ) 
— • ： •.. •： ； ； 
_ i / p l i / p l •.. 1/p? J U J L � - 1 . 
C e r t a i n l y t he m o m e n t s mo, m i , m2 . • • shou ld be k n o w n f i rs t . For a R L C t ree 
w i t h t ransmiss ion l ines there is a recursive m e t h o d to c o m p u t e the m o m e n t s 
(see [ Y K ] ) . 
Theo re t i ca l l y A W E works very wel l . However , t he a p p r o x i m a t i o n fai ls i n 
some cases. T h e p rob lems adher ing t o t he m e t h o d are 1) assuming w rong n u m -
ber of d o m i n a n t poles; 2) numer i ca l i ns tab i l i t y . 
• W r o n g n u m b e r o f dom inan t poles. 
I n general t he posi t ions of poles o f a f u n c t i o n are d i s t r i b u t e d as i n F ig .4 .3 
The re are 2 types o f poles, name ly those on the negat ive real axis a n d 
those o n t h e le f t ha l f p lane w i t h non-zero i m a g i n a r y pa r t . I f there is a 
pole a t a p o i n t , there mus t be another po le on the con jugate pos i t i on o f 
the pole. T h e n t he residues of a con juga te pa i r poles are also con jugate 
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X P4 P2 0 
X 
X p* 
5 X * 
Figure 4 . 3 : D i s t r i b u t i o n of poles i n comp lex p lane 
pa i rs . A l t h o u g h we know t h a t for most c i r cu i t s on l y a few poles dom ina te , 
i t is no t easy t o see how m a n y poles are d o m i n a n t . I f three poles d o m i n a t e 
w i t h a negat ive real po le and one con jugate pa i r , and i f a two-po le approx -
i m a t i o n is app l ied t he resu l tant pos i t ions a n d hence residues are de f in i te l y 
incor rec t . See the example be low. 
- 0 . 8 - Q . l + 0.Q5i - 0 . 1 - O . Q 5 i 
丑 ⑷ = m + s + 1 - l O i + 3 + 1 + lO i 
W h i l e us ing t he Fade a p p r o x i m a t i o n w i t h 2 poles, t he poles are f o u n d t o 
be 
PI 二 一0.9996; P2 = 10.6694 
ki = 一0.7989; k2 = 0.1357 
I n th i s case a pole w i t h pos i t ive real p a r t is generated. 
• N u m e r i c a l I ns tab i l i t y . 
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W h e n e x e c u t i n g the m e t h o d of A W E i n a c o m p u t e r , t he n u m e r i c a l p rec i -
s ion l i m i t a t i o n o f machines makes t h e m e t h o d unstab le . Since 
m Vm 
_ � I 1 
i f |p‘| is la rge or 丨 is ve ry sma l l compa red t o others for some i , k i / { p l ) 
w i l l be ve ry sma l l compared t o t he con t r i bu t i ons o f o ther poles for large 
j, there fo re 
r r i j l 》丨 W p f ^ i 
I n t he case t h a t i t is very sma l l so t h a t i t is ou t of t he prec is ion o f t h e 
c o m p u t e r , t h e pole w i l l no t have effect o n t h a t m o m e n t as we l l as those 
of larger orders due t o t r u n c a t i o n errors. I f s t i l l we wan t t o do m o m e n t 
m a t c h i n g i n t e n d i n g to inc lude t he poles ou t o f “sight”，error w i l l be in -
duced a n d i t cannot be es t imated. I t refers t o t he i l l - cond i t i oned m a t r i x 
m e n t i o n e d i n [PR90] [ A G K P 9 2 ] [CN92] . 
A n o t h e r source of i ns tab i l i t y is t he in f luence of ins ign i f i cant h igh- f requency 
poles on t h e low-order momen ts [ A G K P 9 2 ] . E v e n a pole is ins ign i f i can t , 
i ts res idue has a cer ta in value and affects t he m o m e n t s t o a cer ta in degree. 
T h e in f luence is largest i n lowest order m o m e n t s since the re la t i ve m a g n i -
tudes ( t o lower- f requency poles) o f t he c o n t r i b u t i o n o f t he h igh- f requency 
po le -ki/p{ is t he largest at low-order m o m e n t s . W h e n there are ce r ta in 
n u m b e r of such ins igni f icant poles t he t o t a l effect m a y be i n f l uen t i a l t o t h e 
po le a p p r o x i m a t i o n . 
A G K P 9 2 ] addresses the p r o b l e m of n u m e r i c a l i n s t a b i l i t y and suggests some 
methods t o ease i t . S ta r t i ng f r o m a phys ica l p o i n t of v iew，knowing t h a t t h e 
poles o f a g i ven n e t w o r k (a g iven t ransfer f u n c t i o n ) are invar ian t w i t h t he f o r m 
» 
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of i n p u t vo l tage , t h e au tho r shows t h a t an i n p u t w i t h smal ler h igh- f requency 
energy can m a k e t h e low- f requency poles m o r e dom inan t，and t h e n t h e low-
f requency poles can be f o u n d w i t h greater accuracy, w h i c h m a y be used fo r 
any k i n d o f i n p u t vol tages. However t he o u t p u t of a ne two rk is t he t ransfer 
f u n c t i o n m u l t i p l i e d by i t s i n p u t vol tage. A n d t h e i n p u t f u n c t i o n of an impu lse , 
a step a n d a r a m p are o f order 0 ( 1 / 3 ° ) , 0 ( 1 / . ^ ) a n d 0 ( 1 / 3 ^ ) respect ively. Since 
an i m p u l s e has m o r e h igh- f requency energy t h a n a step, and a step has m o r e 
h igh - f requency energy t h a n a r a m p , we observe the re is a t r e n d of lower degree 
f u n c t i o n fo r less h igh- f requency energy i n p u t . A f t e r m u l t i p l y i n g the t ransfer 
f u n c t i o n b y t h e i n p u t voltages, the series expansions w h i c h are responsible for 
search o f poles o n l y d i f fer by a shi f t of m o m e n t s , as fo l lows: 
Vin.vuise{s) 二 (mo + miS + 爪]^? + • • 
VsteAs) = ^ + ( m i + m2s + m3s2 + ...；) 
s 
VraM = 7 + T + + + + 
5 S 
There fo re b y sh i f t i ng t he set of moments t o be so lved for poles, t he low- f requency 
poles are ob ta ined . I t can be done s imp l y b y so lv ing E q u a t i o n 4.1 w i t h r 二 
1，2,3, • . • u n t i l convergency of poles are observed. T h i s m e t h o d is i n effect 
equ iva lent t o t he w o r k by [Sha73] [HF75] . B u t t he fo rmer tackles the p r o b l e m 
f r o m a phys ica l po i n t of v iew, wh i le the l a t t e r in te rp re ts the m e t h o d ma the -
ma t i ca l l y . Once t he poles are found , t he residues are also f ound by m a t c h i n g 
the m o m e n t and the s u m (Equa t i on 4.2). B y th i s m e t h o d , i t is ensured t h a t 
t he poles are correct w i t h i n a cer ta in accuracy and hence no d iverg ing poles 
appear. Moreover there is no wor ry of p r o b l e m caused by assumpt ion of w r o n g 
n u m b e r of d o m i n a n t poles. I t is because i f a w r o n g n u m b e r of poles is assumed， 
convergence w i l l no t be observed. 
f 
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I n [ A G K P 9 2 ] i t is also suggested t h a t a l l t he responses use a c o m m o n set 
of poles ca lcu la ted at on ly one node. I t is possible because the set of poles are 
the same for d i f ferent nodes i n the same ne twork . [AGKP92 ] suggests the node 
at the d r i v i n g po in t should be used. However since the response curve at the 
d r i v i n g po in t is very di f ferent f r o m those at o u t p u t nodes, ra ther t h a n wo rk i ng 
out poles at d r i v i n g points , di f ferent o u t p u t nodes are t r ied . Di f ferent o u t p u t 
nodes m a y ex t rac t di f ferent number of poles. T h e one w i t h most poles ex t rac ted 
w i l l share i ts set of poles w i t h the other o u t p u t nodes. 
B y th is m e t h o d of mod i f ied A W E the i ns tab i l i t y of ins igni f icant h igh- f requency 
poles on low-order moments can be avoided. However i f there is a dominan t pole 
w i t h h igh- f requency (re lat ive to other poles) i n such a way tha t the con t r ibu-
t i o n of the pole t o the moments fades out before any convergency is observed, 
the dominan t poles cannot be captured. I n th i s case the m e t h o d fai ls. I f i t is 
the case, there is no t m u c h we can do except adop t ing other more compl ica ted 
methods l i ke f requency hopp ing [CN93], w h i c h requires m u c h longer t i m e to 
f in ish. 
A l t h o u g h i t is not ensured tha t A W E w i t h s tab i l i za t ion by [AGKP92 ] (re-
ferred as s tab i l ized A W E ) can always work , we s t i l l adopt i t as our delay esti-
m a t i o n m e t h o d for the fo l lowing reasons. 
1. I t can be appl ied to a wider range of c i rcu i ts compared to E lmore delay, 
RC- t ree, two-pole approx imat ion w i t h h i g h accuracy. 
， 2. I t is fast compared to compl icated methods l ike E D P F , or d i rect s im-
u la t ion . W h e n these methods are used i n s imula ted anneal ing i t takes 
in to le rab ly long t i m e to f in ish since t he delays must be es t imated many, 
many t imes. 
fl 
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3. I t is men t i oned t h a t i f there are dom inan t h igh- f requency poles s tab i l ized 
a w e m a y fa i l . I n pract ice we are on ly concerned w i t h the responses at 
t he o u t p u t gates of the network . B y the low-pass na tu re of R L C networks 
[ A G K P 9 2 ] the high-frequency energy w i l l d i m i n i s h at the ou tpu t gates 
w h i c h are far away f r o m the source. Moreover there is a capaci tor at 
each o u t p u t gate so t ha t the resul tant wave fo rm cannot have large h igh-
f requency components. Therefore at the o u t p u t gates the dominan t poles 
are a l l those w i t h smallest modu lus ( low- f requency) . As a result s tab i l i zed 
A W E exh ib i t s very good performance. 
I n fact s tab i l ized A W E is not the fastest, nor t he most accurate m e t h o d 
among those avai lable. However know ing tha t i t is no t possible t o have a m e t h o d 
w o r k i n g per fec t ly w i t h respect t o the two factors, s tab i l ized A W E is a good 
compromise between eff iciency and accuracy. A n d th is is the me thod we w i l l 
use i n es t ima t i ng the delays. I ts good per formance is ver i f ied i n our exper iments 
(see Chapte r 6). 
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Chapter 5 
Delay Minimization by Simulated 
Annealing 
Simu la ted anneal ing is a generic technique for op t im iza t i on . Di f ferent prob lems 
can be f o r m u l a t e d i n the way such tha t s imu la ted anneal ing can be appl ied. T h e 
f o r m u l a t i o n includes def in ing cost func t ion , va l i d conf igurat ions and cons t ruc t ing 
neighbor moves. 
5.1 Cost Function 
T h e f i rs t p rob lem is t o define the delay exac t l y for a g iven t ransient response 
of a gate. T i l l now there is no an un ique c o m m o n pract ice on the issue. B u t 
there are m a i n l y two trends. T h e f i rst one is to define the delay t o be the 
smallest t i m e af ter wh i ch the voltage is larger t h a n a given threshold. I t can 
ensure t ha t the t ransient response is stable and no signif icant drop after the 
delay. T h e second one is to define the delay t o be the smallest t i m e when the 
vol tage reaches the threshold voltage. I t is possible tha t the loading gate m a y 
be pe rmanen t l y t u r n e d on when the thresho ld vol tage is reached, no m a t t e r how 
the o u t p u t vol tage fluctuates afterwards. T h e t w o def in i t ions are apparent ly t he 
same when the response curve is monoton ic increasing. B u t when there exists 
28 
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s t rong osc i l la t ions fo r t he response, these t w o de f in i t i ons d raw ve ry d i f fe ren t 
resu l ts . T h e discrepancies m a y be even comparab le t o t h e delay i tse l f . T h e la rge 
d i f ference is i l l u s t r a t e d i n F ig . 5.1. I f 0.9 is t h e t h resho ld , t h e t w o de f in i t i ons 
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F i g u r e 5 . 1 : Di f ference of resu l t b y d i f fe ren t de lay def in i t ions 
I n our expe r imen ts , t he l a t t e r de f i n i t i on is used. 
H a v i n g def ined t he mean ing of “delays”，we have t o cons t ruc t the cost f unc -
t i on . O u r u l t i m a t e goal is t o m i n i m i z e the delays. The re fo re n a t u r a l l y t h e cost 
f u n c t i o n is s i m p l y t he delay(s) . However fo r a n e t w o r k w i t h m u l t i p l e gates i t 
is u n l i k e l y t o m i n i m i z e the delays of a l l t he gates b y t h e same con f igu ra t ion . 
The re fo re we shou ld cons t ruc t a f o r m u l a i n t e r m s of i n d i v i d u a l delay t o be t h e 
cost f u n c t i o n fo r s imu la ted anneal ing. 
T h e r e are some possib i l i t ies for t h e cost f u n c t i o n . I t depends on the requ i re-
m e n t o f t h e o u t p u t design. Somet imes we pre fer delays o f ce r ta in gate de lay t o 
be m i n i m i z e d as far as possible or we wan t a good t o t a l pe r fo rmance as a who le . 
Genera l l y we cons t ruc t t he cost f u n c t i o n t o be a we igh ted sum: 
n 
I ] 购 必 
t = l 
Where Wi is t h e we igh t of delay of i t h g a t e ， i s t h e delay of t he i t h gate. I f 
* 
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Wi = 丄 fo r a l l i , t h e n i t is the average delay. I f Wi = 0 for some i , t hen the 
* n 
effect o f t he gates are neglected. B y th is f o r m u l a we can adjust the re la t ive 
impo r tance of the i n d i v i d u a l gate so as to meet the need of di f ferent cases. 
No te t h a t t he weighted sum fo rmu la is l inear , wh i ch can result a large delay 
w i t h o ther delays be ing smal l , i.e. the dev ia t ion is large. I t m a y not be favorable 
for some design. Moreover , for reason of synchron izat ion, we m a y want the 
delays t o be closed together. As a resul t , a more favorable cost f unc t i on is 
const ruc ted as: 
maxi{di) 
Using th is cost func t ion , i f the delays are not closed together , t ha t impl ies there 
are some w h i c h are large. A m o n g those the largest w i l l be the cost for the 
conf igurat ion. T h e resul tant cost is also large and therefore th is f o r m of cost 
f unc t i on does not favor delays of large var ia t ions i n a conf igurat ion. Smal ler 
cost means the delays are more “squeezed” together , and also means a smal ler 
upper bound . I n our exper iment the cost f u n c t i o n of largest delay w i l l be used 
for o p t i m i z i n g overal l per formance of networks. 
A n d for m i n i m i z a t i o n of i nd i v idua l delays, t he m a x i m u m delay is also useful. 
I n these cases, i f we on ly evaluate the cost f u n c t i o n as the delay of t ha t gate, the 
delays of o ther gates m a y be very large, wh ich is also unfavorable. As a resul t , i f 
delays of i n d i v i d u a l gates are m in im ized , the m a x i m u m delay of the set of gates 
should also be inc luded in to the cost func t ion . T h e simplest f o r m is 
dj + maxi{di) 
i f j t h gate delay is m in im ized . 
5.2 Neighbor Moves 
oi 
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I n t h e process o f s imu la ted anneal ing there are ne ighbor "moves" of conf igura-
t ions . A m o v e is i n effect a change of t h e cu r ren t con f i gu ra t i on t o another t h a t 
s l i gh t l y d i f fers f r o m the cur ren t one. Before de f in ing t h e ne ighbor moves o f con-
figurations, we shou ld have a wel l -def ined log ica l mode ls su i tab le for s i m u l a t e d 
anneal ing. A f t e r w a r d s we shou ld d iscret ize t h e so lu t i on space so t h a t “moves ” 
can be wel l -def ined. 
5.2.1 Lopjical models 
I n Sect ion 3, t he phys ica l c i rcu i ts are t r a n s f o r m e d ( t h r o u g h some app rox ima -
t ions) i n t o t h e " c o m p u t a t i o n a l mode l " t h a t can ca r ry o u t c i r cu i t s i m u l a t i o n as 
we l l as vaxious delay es t ima t i on methods . To f a c i l i t a t e t h e “moves,，in s i m u l a t e d 
anneal ing , t h e m o d e l shou ld be f u r t he r ref ined. 
Def ine a g raph G = ( i V , E) where t he set o f nodes N consists of the f o l l ow ing 
e lements. { C , is t he d i scon t inu i t y capaci tance a n d C , is t he gate capaci tance.) 
1. r o o t , N r (one p o r t , a source i n series w i t h a resistance); 
2. bend , Nb ( two por ts , capacitance=C7d, t y p e 1); 
3. T - j o i n t , N t ( th ree por ts , capacitaiice=C7d, t y p e 2) ; 
4. c ross- jo in t , N。 ( four por ts , capacitance二Cd， type 3); 
5. b e n d w i t h a gate, 1 % ( two por ts , capaci tance二Cd + Cg, t y p e 4); 
6. T - j o i n t w i t h a gate, Ntg ( three por ts , capac i t ance=Cd + Cg, t ype 5); 
7. cross- jo int w i t h a gate, Nag ( four ports，capaci tance=Crf + C ^ t y p e 6) ; 
8. gate under in terconnect , Nu ( two por ts , c a p a c i t a n c e ^ C ^ ’ t ype 7); 
9. t e r m i n a t i n g gate, Ng (one p o r t , capacitance二 
« 
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T h e descr ipt ions i n parenthesis t e l l the c i rcu i t component (s) of the i r counter-
par ts i n t he compu ta t i ona l mode l and the types refer t o wha t the nodes corre-
spond t o i n t he l is t i n Section 3. 
Since there is an ou tpu t gate i n each node of types 5-9 and a source i n 
the node of t y p e 1, they cannot be removed f r o m the graph. T h e y are collec-
t i ve l y cal led " i r removable nodes" or " f i xed nodes"; others are cal led " removable 
nodes" • 
Each o f t he above nodes is character ized b y a coord inate {x,y). T h e edges 
i n t he graphs are weighted. They correspond t o the t ransmiss ion l ines i n the 
c o m p u t a t i o n a l mode l , and the weights are the l ine lengths. 
I t is obvious t ha t for any one compu ta t i ona l m o d e l we can construct a un ique 
g raph corresponding to the c i rcu i t model . 
For t he graphs t ransformed f r o m the compu ta t i ona l mode l , they have several 
character ist ics. T h e f i rst is t ha t each of t h e m has on ly one source node, for there 
is on ly one source i n our c i rcui ts. Secondly t he degree of any node is equal t o 
the number of por ts of i ts counterpar t i n the compu ta t i ona l model . F i na l l y t he 
g raph is acycl ic (see Section 3) and hence can be converted in to a t ree w i t h 
source node be ing the root node and the leave nodes mus t be of the t ype 9. As 
an example the c i rcu i t i n F ig . 3.1 is t rans fo rmed in to the graph (tree) i n F ig . 
5.2 
K n o w i n g the t rans fo rmat ion is possible and unique, when doing s imu la ted 
anneal ing we can jus t work on the graph m o d e l wh i ch is m u c h easier to hand le 
computa t iona l l y . 
5.2.2 Discretization of Solution Space 
For a m i n i m i z a t i o n p rob lem to be sui table for app ly ing s imula ted anneal ing, t he 
oo 
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Figure 5 .2 : T h e corresponding g raph of precious c i rcu i t . 
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so lu t i on space o f the p r o b l e m mus t be discrete, so t h a t moves of conf igurat ions :::： 
can be def ined. Therefore i f t he so lu t ion space o f a p r o b l e m is cont inuous, t h e ； 
space m u s t be d iscret ized before s imu la ted anneal ing can commence. 
T h e so lu t ion space of in terconnect ne twork is cont inuous. For a g iven net -
w o r k , we can displaced a segment of an in terconnect a l i t t l e and the conf igura t ion 
is d i f fe rent , l i ke F ig . 5.3. F ig . 5.3(b) is s t i l l a possible so lut ion. However we 
1 
_ 漏 * - I 
I 
‘ ( a ) • (b) 
Figure 5 .3 : Cont inuous so lu t ion space of in terconnect ne twork 
observe t h a t i t is h igh l y un l i ke ly tha t i t pe r fo rms be t te r t h a n t h a t of F ig . 5.3(a), 
and also i f such displacement is al lowed the so lu t ion space wou ld be p roh ib i t i ve l y 
large for s imu la ted anneal ing. Therefore our so lu t ion space should not inc lude 
such a con f igura t ion and the l ike. 
O n the issue of how to discret ize the so lu t ion space of layout problem， [Han66] 
provides a clue: g iven a set of po ints on a p lane, i f t he hor i zon ta l and ve r t i ca l 
l ines are d r a w n t h rough each of the points t h e n there is a m i n i m u m rect i l inear 
Steiner t ree whose Steiner po in ts a l l coincide w i t h the in tersect ion points ( t he 
Steiner cand idate set) i n the resu l t ing gr id . A n example is i l l us t ra ted i n F ig . 
5.4. A l t h o u g h t l i e m i n i m u m rect i l inear Steiner t ree is no t we are look ing fo r 
exact ly , i t is a reasonable guide on res t r i c t ion o f the so lu t ion space. As a resu l t , 
we conf ine our so lu t ion as described i n the following paragraph: 
> 
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F i g u r e 5 .4 : Examp le of Steiner cand idate points. 
For the p rob lem of m i n i m i z a t i o n o f delay b y interconnect 
layout design for f ixed geometr ic input /ou tpu t gates, the 
resu l tan t t ree of network mus t on l y have the tree nodes 
e i ther 1) corresponding to nodes o f input /output gates; 
or 2) be longing t o the Steiner cand ida te set (Steiner can-
d ida te po in ts ) . 
For a f i n i te number of f i xed nodes ( input /output gates), the Steiner candidate 
set is f in i te . Therefore the combina t ion of Steiner nodes and f ixed nodes t h a t 
f o r m a ne twork is f in i te . Moreover for a g iven c o m b i n a t i o n of Steiner nodes and 
f i xed nodes the number of di f ferent trees f o r m e d is also f in i te . As a resu l t , we 
have a d iscret ized so lu t ion space w i t h a f in i te n u m b e r of conf igurat ions. 
5.2.3 ValiH Configurations 
Given a phys ica l c i r cu i t , or i ts compu ta t i ona l mode l , i t is always possible t o 
t r ans fo rm i t i n to t he graphica l model . However for an a rb i t ra ry graph def ined 
i n Sect ion 5.2.1 i t is no t always possible to get a phys ica l ly possible c i r cu i t . So 
m a k i n g changes t o a graph may result i n an i nva l i d graph. Therefore there is a 
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need t o define va l id solut ions (conf igurat ions) f i rs t so as t o iden t i f y a p ro f i tab le 
move. Concern ing the graph mode l of c i rcu i ts , there are several condi t ions for 
t he g raph t o be va l id , 
1. Acyc l i c ; 
As men t ioned i n Chapter 3, we do not need a ne twork w i t h mesti(es). I t 
is suff ic ient for a l l t he ou tpu t gates be ing accessible f r o m the source. 
2. There exist no two nodes of the graph hav ing the same coordinate; 
F i r s t l y , i f i t is the case, the graph w i l l have redundant nodes. Secondly i t is 
possible to have mesh(es) i n the graph's phys ica l i n te rp re ta t ion , wh i le the 
g raph is i n a tree shape wh ich cannot ref lect the t r u t h . See the example 
i n F ig . 5.5. 
^ Ng Q 乂 
o r (3,0) \ ( 5 , 0 ) 
…，」） (3,2) 
F i g u r e 5 .5 : Nodes w i t h the same coordinate. 
3. There exist no two edges of the graph conf l i c t ing each other i n te rms of 
i ts geometr ic extension, i n a f o r m of crossing or over lapping; 
A n example of crossing is: two d is t inc t edges { N a N , ) w i t h Na-x = 
Np.y = Nq.y and Na.y < N , , y < where Ni.x{y) denotes the 
x (y ) -coord ina te of the node iV“ See F ig . 5.6. T h e correct g raph ica l 
representat ion of F ig . 5.6 is shown i n F ig . 5.7. T h e node N ^ i n the figure 
f 
OY 





Figure 5.6: T w o edges cross physical ly . 
I 
- O ~ 0 O'FR 
N, \Nm 〜 
On. 
Figure 5 .7 : G r a p h o f a cross, 
is of t ype cross-joint ( type 4). 
Regard ing over lapping, an example is: t w o d is t inc t edges { N a N , ) 
w i t h K.y = Nb.y = Np.y = N,.y and N^^x < < See F ig . 5.8. 
T h e correct graphica l representat ion of F i g . 5.8 is shown i n F ig . 5.9. 
— — _ N, 
Figure 5.8: T w o edges over lap physical ly. 
4. There exists no node of the graph l y i n g o n any edge geometr ica l ly ; 
A n example is: an edge { N M ) and a t e r m i n a t i n g gate N , connected t o 
another edge perpendicu lar t o { N M ) phys ica l ly , w i t h 二 Nb.y 二 Ng.y 
and Na.x < N,.x < N,,x, See F ig . 5.10 T h e correct graphical representa-
t 
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Figure 5.9: G raph of over lapping. 
I I 
Figure 5.10: A gate l ie on a unre la ted l ine, 
t i o n o f F ig . 5.10 is shown i n F ig. 5.11. Ano the r example is i l l us t ra ted i n 
Ntg 
-O o - o -
Np Nq 
I I 
Figure 5.11: The correct g raph of case of ” l y i n g ” , 
cond i t i on 3 i n the case of over lapping i n w h i c h N , lies on { N a N , ) physical ly . 
For the cases of crossing, over lapping and l y i ng (of a node on a edge) 
they a l l invo lve two d is t inc t edges or nodes on di f ferent branches w h i c h 
should be l i nked together when in te rp re ted physical ly. Therefore besides 
the fact t ha t the graphical representat ion cannot reflect the physical layout 
of the ne twork , the physical in terpre ta t ions w i l l have mesh(es) as di f ferent 
branches are l i nked together. 
5 . T w o connected nodes must have the same x-coord inate o r y -coord inate, 
due to t he rect i l inear na ture of the interconnect ne twork ; 
I 
QQ 
Chapter 5 Delay Minimization by Simulated Annealing 
6. T h e degree of any node equals t o the n u m b e r of p o r t of i ts counterpar t i n 
c o m p u t a t i o n a l mode l . 
5.2.4 Valid Moves 
H a v i n g d iscret ized the so lut ion space, we define t he “moves” of conf igurat ions. 
As nodes of t he graphs mus t be i r removable nodes or Steiner candidate po in ts , 
one s t ra igh t fo rward proposal is to move by add ing /de le t i ng a Steiner po in t . Th i s 
is no t good enough as i t neglects the fact t h a t there are m a n y possible ways to 
f o r m a t ree g iven a set of (Steiner) nodes. Ra the r t h a n nodes, we pay more 
a t t en t i on t o edges. I n fac t , adding/deleting an edge is a m i n i m a l change to a 
graph. 
Since there is no mesh i n the graph, when an edge is removed the graph is 
separated i n to t w o subgraphs. T h e n i f the subgraphs are connected again by 
add ing an edge l i n k i n g any two nodes wh i ch are i n the di f ferent subgraphs, a 
new g raph is created, va l id or not . Do ing i t i n a reverse way, we can r a n d o m l y 
connect t w o nodes i n the or ig ina l graph. T h e n a mesh w i l l be fo rmed i n the 
graph. W e remove one of the edges on the mesh except the added one and we 
w i l l f o r m a new tree. (Th is process is referred as delete-mesh.) I t is i n p r inc ip le 
the same as the fo rmer one by cu t t i ng an edge f i rs t and t h e n adding one. Th i s 
m e t h o d is su i tab le t o be the “move” as the new graph is changed and is s l igh t ly 
d i f ferent f r o m the or ig ina l one. I t is consistent w i t h the p r inc ip le of “ne ighbor ” 
‘ ‘move” . 
Cer ta in l y s imp l y adding and remov ing an edge may resul t i n an inva l id con-
f igura t ion . T h e m e t h o d of generat ing graphs on l y compl ies w i t h the requ i rement 
• . 
r 
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of acyc l ic i ty . Therefore the move must be f u r t he r checked. Assuming 七he or ig i -
na l conf igura t ion is va l id , then we have the fo l l ow ing rules to comp ly t o ensure 
t he resu l t ing conf ig rura t ion is va l id w i t h respect to condi t ions 1-5 l is ted i n the 
last sect ion. (Mod i f i ca t ions according to the cond i t i on 6 is discussed i n Sect ion 
5.2.5.) 
1. O n l y t w o nodes hav ing the same x-coord inate or same y-cpord inate can 
be d i rec t l y l i nked (referred as d i rec t - l i nk ) , i.e., t o add a single edge t o 
j o i n t t h e m together. I f two nodes w i t h o u t the same x-coord inate or t he 
same y-coord inate are selected to be l i nked , an in te rmed ia te node, whose 
x-coord inate is equal t o t ha t of one of t he selected nodes and whose y -
coord inate is equal t o tha t of another, mus t be added to graph f i rs t . A n d 
t hen the two selected nodes are l i nked t o the in te rmed ia te node. T h e 
process is referred as "bend- l i nk " . I n th is case two edges and one node are 
added instead of one edge i n a d i rec t - l i nk . I t ensures tha t any edge i n the 
graph corresponds to a rect i l inear s t ra ight l ine physical ly. 
2. Whenever an node is added, we must check t ha t the added node does not 
has the same coordinate {x,y) as tha t o f any one of the existing nodes. 
Moreover we must check tha t the added node does not “ l i e ” on any one of 
ex is t ing edges as described i n cond i t ion 4. T h e corresponding geometr ic 
extension of an edge can be known using t h e coordinates of the two l i nked 
nodes of the edge. 
3. Whenever an edge is added, we must check t h a t the added edge does no t 
cross or overlap physical ly any one of ex is t ing edges (cond i t ion 2). A lso we 
must check tha t every ex is t ing nodes does not “ l ies” on the corresponding 
phys ica l extension of the edge (cond i t ion 4). 
0 
a 
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Once i t is checked t h a t an inva l i d g raph is resu l ted , the re are t w o ways t o go. 
T h e f i r s t one is s i m p l y t o d iscard the move a n d restore t h e o r i g ina l con f igu ra t ion 
fo r ano the r t r i a l . A l t e r n a t i v e l y we m a y m o d i f y t h e i n v a l i d g raph i n t o an v a l i d 
one accord ing t o t he phys ica l ne twork t he i n v a l i d g raph is t r y i n g t o represent . 
I t can be accompl ished by re-organiz ing the g raph , connec t ing t he nodes i n a 
cor rect m a n n e r a n d de le t ing mesh(es). I f t he l a t t e r m e t h o d is adopted， i t m a y 
i nvo l ve m a n y changes t o t he g raph before a v a l i d g raph is ob ta ined . There fo re 
t he f i n a l g raph m a y be far f r o m the ne ighborhood o f t h e o r i g ina l g raph, w h i c h is 
no t e l ig ib le t o be a "ne ighbor " move. As a resu l t , we s i m p l y adopt t he m e t h o d 
w h i c h discards t he resu l tant i nva l id con f igura t ion , restores the o r ig ina l g r a p h 
and t r y another move. T h e move lead ing t o an i n v a l i d con f igura t ion is re fer red 
as an “ i n v a l i d move，，. 
5.2.5 Modification to the Newlv Generated Graph 
C o n d i t i o n 6 of a va l i d conf igura t ion (g raph) m e n t i o n e d i n Sect ion 5.2.3. is 
neg lected i n t he last sect ion i n discussing “ v a l i d moves" . I t is no t i nvo lved i n 
t he discussion because the cond i t i on does no t h i nde r t he adop t ion of a move 
t o be a va l i d move. T h e reason is t h a t a l t h o u g h every move w h i c h passes t he 
checks l i s ted i n t he last sect ion m a y resul t i n a n i nva l i d g raph w i t h respect t o 
c o n d i t i o n 6, i t is always possible t o m o d i f y t h e g r a p h a l i t t l e (usual ly on l y t o 
change t he types of nodes) so t h a t i t becomes a v a l i d g raph . As cond i t i on 6 does 
no t have a say on d isqua l i f y ing a move, i t is n o t i nc l uded i n the last sect ion fo r 
the sake of s i m p l i c i t y and c lar i ty . 
W h e n edges are added t o or removed f r o m a node, t he degree of t he node is 
changed and i t m a y no t be consistent w i t h t h e p o r t t y p e of i ts c o m p u t a t i o n a l 
m o d e l coun te rpa r t . For example phys ica l ly t h e node o f t y p e 6 is supposed t o 
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be connected t o three t ransmiss ion lines. I n t he language of graph the node is 
o f degree three. I f an edge is added ( removed), t he degree wou ld be four ( two) . 
T h e remedy is t o change the t ype of the node as i l l us t ra ted i n the tab le 5.1, 
where ~ > and i——represent adding to and remov ing f r o m the node an edge 
^ Nt 
(deleted) \ N t 
Nt H Nc 
Nbg ^ Ntg 
Nu ^ Ntg 
Ntg H Ncg 
N, ^ N,, 
Ng H Nu 
Table 5 .1 : Conversions o f nodes. 
respect ively. 
W h e n an edge is removed f r o m a T - j o i n t , i t w i l l resul t i n a bend i f t he two 
edges le f t are perpendicu lar i n physical model . I f , i n contrast , they are para l le l , 
the t w o edges are effect ively a straight l ine. I n th i s case the node is not needed 
and deleted, and the two l inked edges are merged i n t o one. The same analysis 
applies t o the case of remov ing an edge f r o m a Ntg. B u t now, since there is a 
gate, the node w i l l be removed even the two edges lef t are paral lel . 
A d d i n g an edge to a t e rm ina t i ng gate Ng can resul t i n two possibi l i t ies. I t 
depends on the geometr ic pos i t ion of the added edge re la t ive to the or ig ina l edge. 
I f the added edge is perpendicular(para l le l ) t o t he o r ig ina l edge, the resu l tant 
node w i l l be Nbg {Nu)-
T h e tab le is no t complete as the special case o f remov ing an edge f r o m a node 
Nb is no t inc luded. I n th is case, remov ing an edge means more t h a n remov ing a 
t ransmiss ion l ine physical ly. T h e node Nb represents a bend of t ransmission l ine. 
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w i t h h ighe r costs. As a resu l t , t h e o r i g i n a l one-va l ley cost f u n c t i o n w i l l become a 
two -va l l ey cost f u n c t i o n , w h i c h is no t favorab le i n t e r m s o f s i m u l a t e d annea l ing 
(see [ R u t 8 9 ] ) . The re fo re i t is necessary t o m a k e t h e m o v e possible a n d va l i d . 
T h e m o v e b e i n g neglected is i l l u s t r a t e d i n F i g . 5.13: 
I • I I 
iV i iV i 
• — 
(a) 
Figure 5 .13 : T h e case of T - l i n k . 
O b v i o u s l y t h e n e t w o r k i n F ig . 5.13 (b ) is a n e i g h b o r h o o d of F ig . 5.13 (a) as i t 
o n l y d i f fers f r o m the o r i g ina l one b y an added node，an added edge and remova l 
o f mesh f o r m e d somewhere else. However f o l l o w i n g t h e ru les i n Sect ion 5.2.4 t h e 
m o v e is no t v a l i d as there are over lapped edges (o r ig ina l ) and { N 2 N , ) 
(added) (see F ig .5 .14) . A n d i f we wan t t o have t he c i r cu i t i n F ig . 5 .13(b) f r o m 
— — — - 9 ^ 4 
H ^ N2 Ns 
d over laps w i t h 62-
Figure 5 .14 : G r a p h i c a l rep resen ta t ion o f T - l i n k case, 
t h a t i n F ig . 5 .13(a) , we have t o remove the edge { N ^ N ^ ) first，then add node 
t 
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N , a n d edges { N ^ N , ) b y a b e n d - l i n k , a n d f i n a l l y add e d g e b y 
a d i r e c t - l i n k . T h e r e are t o t a l l y th ree moves a n d 2 i n t e r m e d i a t e conf igura t ions 
in -be tween . I f t h e t w o conf igura t ions are o f h i g h cost , t h a t w i l l h i nde r t he m o v e 
f r o m le f t t o r i g h t con f i gu ra t i on i n F ig . 5.13, especia l ly a t l ow t e m p e r a t u r e . 
Refer t h e a b o v e - m e n t i o n e d case as “ T - l i n k case，，and t he process o f l i n k i n g 
as “ T - l i n k ” . I t is necessary t o invo lve “ T - l i n k ” case i n t he move so t h a t a l l 
ne ighbors are accessible f r o m the o r i g ina l con f i gu ra t i on . I n a move , w h e n t w o 
nodes are selected t o be l inked， i t m u s t be checked first t o see whe the r i t is a 
“ T - l i n k case”. I f so, do a " T - l i n k ” ins tead o f a " b e n d - l i n k " . 
5.2.7 Reduction of Solution Space 
T h e moves discussed i n t he prev ious sections can generate m a n y k inds of v a l i d 
con f igura t ions，both desirable and undesi rab le. T h e m o v e to the con f igu ra t i on 
o f h i g h cost is necessary i f f u r t h e r moves w i l l l ead t o conf igura t ions of low costs. 
However i t is s t i l l possible t o i den t i f y some con f igu ra t ions t h a t are undes i rab le , 
a n d whose removals f r o m our so lu t ion space do n o t affect t he accessib i l i ty o f 
favorab le conf igura t ions. F ig . 5.15 shows an e x a m p l e (a ne two rk segment i n 
phys i ca l shape). F ig . 5.15(a) has t he same l e n g t h o f t ransmiss ion l ine as F i g . 
I 
• I 
• ⑷ (b) 
Figure 5 .15 : A n example of undes i rab le con f igu ra t ion 
5 .15(b) . B u t F i g . 5.15(a) has t w o more bends a n d hence i n t he c o m p u t a t i o n a l 
m o d e l there is t w o m o r e capacitance. There fo re t he c i r cu i t hav ing t he segment 
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i n F ig . 5.15(a) has larger delays t h a n the same c i r cu i t w i t h the bends replaced 
by one b e n d by rough es t ima t ion of E lmore delay. There fo re c i rcu i ts hav ing the 
bends i n F ig . 5.15(a) are not preferred. ( See append ix A fo r how the c i rcu i t o f 
F ig . 5.15(a) is obta ined. ) There are m a n y such examples wh i ch are shown i n 
F ig . 5.16. 
__ 个 
(a) (b ) 
r ^ 一 广 
I 
“ I 
‘ ( a ) (b) 
I • I • 
• - - I _ -
(a) (b ) 
I • 
• ⑷ ’（b) 
F i g u r e 5 .16 : Examples o f undesirable conf igura t ion 
Whenever encounter ing the ment ioned undesirable c i rcu i ts , i t is conver ted 
to i ts be t te r ne ighborhood. Th i s helps reduc ing the so lu t ion space so as t o 
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reduce t h e t i m e needed for s i m u l a t e d annea l ing . N o t e t h a t t he convers ions are 
n o t a lways possib le as there m a y be edge or node conf l ic ts . However i t is a 
reasonable c l a i m t h a t t he o p t i m a l c o n f i g u r a t i o n shou ld no t have t h e undes i rab le 
n e t w o r k segment l i s ted . As regards h o w i t does n o t affect t h e access ib i l i t y o f 
f avo rab le con f igura t ions , please refer t o Sec t ion 5.2.9. 
I n t h e p rev ious sections we discuss h o w t o get a v a l i d move a n d a v a l i d 
con f i gu ra t i on . T h e y are s u m m a r i z e d i n t o t h e f o l l o w i n g a l g o r i t h m . 
Algorithm 1 
b e g i n 
R a n d o m l y select t w o node N i a n d N2*, 
i f N i . x =二 or N i . y 二二 N i . y ( d i r e c t - l i n k ) 
b e g i n 
a d d an edge E 二 [N1N2) to t h e p a t h ; 
i f edge-conf l ic t b y E ] 
beg in 
remove E., 
fa i l ; 
end 
i d e n t i f y t he mesh a n d r a n d o m l y de le te an edge 
except E (de le te-mesh) ; 
end 
else 
b e g i n 
i f ” T-link，，case 
beg in 
do the T - l i n k ; 
i d e n t i f y t he mesh a n d r a n d o m l y delete an edge 




add a node Na w i t h coo rd i na te 
(ATi.x, N2.y) o r {N2.X, Ni.y) ( bend - l i nk ) ; 
check node-conf l i c t b y Na] 
add { N a N i ) t o g raph ; 
check edge-conf l ic t b y N a N u 
add {NaN2) t o g raph ; 
check edge-conf l ic t b y N a N i ; 
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i f t he re is any conf l ic t 
beg in 
remove Na\ 
remove { N a N i ) \ 
remove (iVa-^2)； 
fa i l ; 
end 
else 
i den t i f y t he mesh a n d r a n d o m l y delete an edge 
except t he n e w l y added ones (de le te-mesh) ; 
end 
end 
conver t t he con f igu ra t i on t o a va l i d one b y co r rec t i ng types o f nodes 
a n d delete branches of bend nodes at leaves; 
conver t t he con f igu ra t i on i n to a be t t e r one 
i f there exists undesi rable n e t w o r k segments. 
end 
5.2.8 Correctness of the Algorithm 
Definit ion 1 I f every node o f a va l id (w . r . t . c r i t e r i a i n Sect ion 5.2.3) t ree is 
e i the r an i n p u t / o u t p u t gate node or an e lement o f Ste iner cand ida te set (Ste iner 
cand ida te p o i n t ) , t he t ree is cal led a va l i d Ste iner t ree. 
T h e o r e m 2 G i v e n a va l i d Steiner t ree t i , t he t ree t ] resu l t i ng f r o m a p p l y i n g 
a l g o r i t h m 1 t o t i is also a va l i d Steiner t ree. 
P r o o f T h e removals o f nodes and edges f r o m a v a l i d Ste iner t ree w i l l no t m a k e 
t he t ree t o be i nva l i d (Steiner t ree). There fo re we on l y have to look i n t o 
t he cases o f add i t ions o f nodes. T h e added node N。 i s s i tua ted at one o f 
t he in te rsec t ion po in ts o f g r i d f o r m e d by h o r i z o n t a l and ve r t i ca l g r i d l ines 
t h r o u g h ex is t i ng nodes. T h e n , 
Na.x = Ni,X 
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Na-y = Nj.y 
fo r some nodes AT, and N, i n h. A s N, a n d Nj are e i the r input / ou tpu t 
gate node or Ste iner cand ida te p o i n t s , we have, 
Na•工 二 Ni.CC = Ngm.X 
Na.y 二 Nj.y 二 Ngn.y 
fo r some i r removab le nodes (gates) i ^ ， N g n . There fo re N . is also e i the r 
co inc iden t w i t h an I / O gate or a S te iner cand ida te p o i n t . • 
T h e p r o b l e m le f t is t o cons t ruc t an i n i t i a l v a l i d Ste iner t ree g i ven a n u m b e r 
o f I / O gates. I t is accompl ished b y s t a r t i n g w i t h t he i n p u t gate, a d d i n g t h e 
o u t p u t gate one b y one t o the g r a p h b y a d d i n g re levant Ste iner po in t s ( t r y 
e x h a u s t i v e l y ) . 
5.2.9 Completeness of the Algorithm 
I t is obv ious t h a t b y a l g o r i t h m 1 we canno t cover a l l t he so lu t i on space of v a l i d 
Ste iner trees, s ince t he i m p r o v e m e n t of n e t w o r k s suggested i n sect ion 5.2.7 w i l l 
p reven t i t f r o m f o r m i n g a ne two rk w i t h one or m o r e o f those n e t w o r k segments. 
T h e n one m a y wonde r , ins tead of a l l v a l i d Ste iner trees, w h a t t y p e o f conf igu-
ra t i ons is a lways accessible by a l g o r i t h m 1? T h i s sect ion is t o describe，as large 
as possib le, t h e class o f "a lways accessible” con f igura t ions . 
As the re are several models def ined, i t is necessary t o c la r i f y no ta t i ons f i r s t 
before go ing i n t o deta i ls . For any nodes N “ N j , denote 
• N i ^ N j as t h e p a t h go ing f r o m N “ N j i n t h e g raph ica l m o d e l ; 
• { N i N j ) as t he single edge t h a t l i n k N i a n d N j together ; 
a 
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• Ni — Nj as t he geomet r i c s t ra igh t l i ne go ing f r o m the geomet r i c p o i n t 
co r respond ing t o Ni t o t h a t co r respond ing t o Nj i n g raph i ca l m o d e l . 
T o use t h e n o t a t i o n Ni — N j we m u s t be sure t h a t t h e cor respond ing po in t s 
can f o r m a s t r a i gh t l i ne rec t i l i near ly . T o say a p a t h Ni ^ Nj is a s t ra igh t l i ne 
means t h a t i f t h e g r a p h is reduced t o a phys i ca l c i r c u i t t h e p a t h corresponds 
t o a s t ra igh t l i ne . T o say Ni and Nj are o n a s t ra igh t l i ne geome t r i ca l l y means 
t h a t Ni.x = Nj.oc or Ni.y = Nj.y. A n d t he nodes a n d edges i n t he f igures are 
p laced a n d o r i e n t e d i n such a way t h a t t h e y m a t c h t h e i r co r respond ing phys i ca l 
pos i t i ons a n d o r ien ta t i ons for t he sake o f c la r i t y . 
Definition 2 I f a g raph 1) is a va l i d Steiner t ree; and 2) whose every removab le 
node has at least t w o pa ths , one o f w h i c h is a h o r i z o n t a l s t ra igh t l i ne a n d t h e 
o the r a v e r t i c a l s t ra igh t l ine, s t a r t i ng f r o m t h e node a n d t e r m i n a t e d at i r r e m o v -
able nodes; t h e n t h e t ree is a s t ra igh tened v a l i d Ste iner t ree. 
For a s t ra i gh tened v a l i d Steiner t ree, since every removab le node is connected 
t o t w o i r r emovab le nodes b y t w o s t ra igh t l ines h o r i z o n t a l l y and ve r t i ca l l y , every 
removab le node serves as a j u n c t i o n / j o i n t connec t i ng t w o i r removab le nodes. As 
a resu l t t he re is no unnecessary bend. As e x a m p l e o f n e t w o r k w h i c h is no t a 
s t ra igh tened v a l i d Ste iner t ree is shown i n F i g . 5.17. I t is obv ious t h a t each 
I I 
N, 
O - ~ 0 
Nt 
I I 
Figure 5 .17 : A n examp le w h i c h is no t s t ra igh tened va l i d Ste iner t ree, 
o f t h e t w o b e n d nodes are no t connected t o a n i r r emovab le node ho r i zon ta l l y . 
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There fo re t h e networks hav ing th is segment are no t s t ra ightened va l i d Ste iner 
t ree. 
Theorem 3 S ta r t i ng f r o m an a r b i t r a r y va l i d Steiner t ree 仍，by repea ted ly 
a p p l y i n g a l g o r i t h m 1 i t is always possible t o conver t i t t o another a r b i t r a r y 
t r e e ( c o n f i g u r a t i o n )仍 1) whose set o f i r removab le nodes is the same as t h a t o f 
9\ w i t h respect t o the coordinates; and 2) w h i c h is a s t ra igh tened va l i d Ste iner 
t ree. 
To p rove T h e o r e m 3 two lemmas are needed as fo l lows. 
L e m m a 1 G i ven an a r b i t r a r y con f igu ra t ion g^, for any two i r removab le nodes 
Nm and N n i n g i , w h i c h are on a s t ra igh t l i ne geomet r ica l ly , by a l g o r i t h m 1 i t is 
a lways possible t o convert g i t o another g r a p h 仍 w h i c h has the p a t h Nm ^ N n , 
where the p a t h is a s t ra ight l ine. 
P r o o f Since Nm and Nn are i r removab le , t hey w i l l no t be removed under any 
move. 
I n general i n g i there m a y be nodes or crossing l ines on the s t ra igh t l ine 
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Figure 5 .18 : E x a m p l e for l e m m a 1 
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T h e n t h e s o l u t i o n is f i r s t l y t o do d i r ec t - l i n ks o f (A^ATi)， . . . { N i ^ i N i ) t o 
create t h e p a t h Nm 么 N i . A n d t h e n do a T - l i n k o n N i a n d (NpNq) , I n 
a l l t h e above process delete edges(s) o the r t h a n edges p rev ious ly created. 
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Figure 5 .19: E x a m p l e fo r l e m m a 1 
o n t h e s t ra igh t l i ne N i — N i b u t t h e y are sk ipped . T h e r e m a i n i n g p a t h 
[Nt ^ Nn) is comp le ted by repeated d i rec t - l i nks , s t a r t i n g w i t h Nt (see F ig . 
5.19) u n t i l N n is reached. T h e n t h e ta rge t p a t h Nm 么 Nn is created. For 
cases o f m u l t i p l e crossing l ines l i ke Np iVg, t h e same techn ique appl ies 
t o those l ines. • 
L e m m a 2 G i v e n an a r b i t r a r y g raph g i , fo r any t w o i r removab le nodes Nm a n d 
N n i n 夕1, w h i c h are no t on a geomet r ic rec t i l i nea r s t ra igh t l ine , b y a l g o r i t h m 
1 i t is a lways possib le t o conver t g i t o ano the r g r a p h g2 w h i c h has t he p a t h 
I Nm 二 N k l Nn where Nm ^ Nk and N n 么 Nk are s t ra igh t l ines. 
P r o o f Suppose geomet r i ca l l y the case is l i ke F i g . 5.20 
T h e r e m a y be m a n y crossing l ines i n be tween Nm and N k , N n a n d Nk . 
B y a p p l y i n g t h e techn ique descr ibed i n t h e p roo f o f L e m m a 1, t he p a t h 
iV饥 ^ N i (a s t ra igh t l ine) is created. T h e same appl ies t o t h e p a t h 
Nn 么 N j . T h e n {NiNk) and {NjNk) are a d d e d t o t h e g raph b y a b e n d - l i n k , 
犯 …-
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Figure 5.20: Examp le for L e m m a 2 
do ing delete-mesh by remov ing edges ou t o f t he p a t h Nm ^ Nk ^ Nn . 
As a resul t N m ^ N k ^ Nn is created. I n fac t th i s is on ly one of possible 
s i tua t ions . A f t e r creat ing the paths Nm ^ N i and AT. ^ N j the ne two rk 
m a y be l i ke those i n F ig . 5.21. I n F ig . 5.21 there m a y be nodes on the 
i 
pos i ton of Nk 
— O - - 0 6 N 
Nm Ni Nm Ni • 所 
(a) (b) _ 
Figure 5.21: Examp le for L e m m a 2 
paths Nm 么 N i and Nn ^ N j b u t are no t shown i n the figure. For 
these cases, a T - l i n k w i l l create the node Nk we l l as the target p a t h 
Nm^Nk^ Nn. 口 ， 
H a v i n g L e m m a 1 and 2, we can prove T h e o r e m 3 as fol lows. 
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Proof (of T h e o r e m 3 ) Since g2 is a s t ra ightened va l i d Steiner t ree, there can 
be t w o types o f edges. T h e f i rs t includes those each o f wh i ch is a segment 
o f a s t ra igh t l ine connect ing two i r removable nodes. T h e second includes 
those each of w h i c h is a segment of two s t ra igh t l ines w h i c h f o r m a bend and 
t e r m i n a t e d i n i r removable nodes. T h e two cases refer t o those descr ibed 
i n Lemmas 1 and 2 respect ively. To b u i l d g2 f r o m g i , f i r s t l y i den t i f y a l l 
pa ths Nm 么 Nn , w h i c h are s t ra ight l ines, i n g】where Nm and Nn are 
i r removab le ( the first case). B y L e m m a 1 we can create the paths i n g i . 
Secondly, i den t i f y a l l the paths Nm ^ Nk ^ Nn i n "2 where Nm and 
Nn are i r removable , and Nm ^ Nk, Nk ^ Nn are geometr ica l ly s t ra ight 
l ines ( the second case). B y L e m m a 2 we can l i n k t h e m together i n g i . I n 
t h e above procedure do not delete edges p rev ious ly ident i f ied and created 
w h e n do ing delete-mesh. I t is always possible because, as there is no mesh 
i n 夕2, i f there is a mesh i n the current con f igu ra t ion we can iden t i f y at 
least one edge not i n 仍 and hence not any o f t h e m prev ious ly ident i f ied. 
As a resul t once ident i f ied, the edges as we l l as the nodes A ^ s created w i l l 
exist u n t i l t he end of conversion. W h e n the above process is completed, 
t h e cur rent g raph is exact ly the graph 92. I t is because a l l the edges i n g2 
exist i n the cur rent graph, and any ex t ra edges w i l l f o r m meshes, wh i ch 
are def in i te ly not present i n the current g raph , and hence nor the ex t ra 
edges. • 
I t is men t ioned t ha t not every va l id Steiner t ree is accessible using a l g o r i t h m 
1 because at least the ne twork w i t h network segments descr ibed i n section 5.2.7 
i 
cannot be reached. B u t even i f we do not app ly t he improvements e laborated 
i n t h a t sect ion, we s t i l l cannot prove tha t the a l g o r i t h m can t rans fo rm an ar-
b i t r a r y i n i t i a l va l id Steiner t ree i n to any a r b i t r a r y va l id Steiner tree whose set 
犯 …-
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of i r r emovab le nodes are t he same as the fo rmer ' s i n t e rms of coordinates. F ig . 
5.22 shows an coun te r example . The re are t w o pa ths s t a r t i n g f r o m the same 
Ntg and end ing at d i f fe rent AT.'s ( p a t h 1 and 2) . W h e n p a t h 1(2) is comp le ted 
NgO 
— T o — 
雄 
‘ — 0 Y 
Ntg 
ONg 
Figure 5 . 2 2 : A n example of inaccess ib i l i ty of t h e a l g o r i t h m 
first t h e n we have no way t o comple te p a t h 2(1) w i t h o u t co l lapsing p a t h 1(2), 
suppos ing t h a t t h e improvements descr ibed i n sect ion 5.2.7 is d isabled. These 
t w o pa ths " con f l i c t " each other i n the process of cons t ruc t i ng t h e m . As a resul t 
i t is no t ensured t h a t th is k i n d of conf igurat ions can be even tua l l y const ruc ted. 
T o conc lude, a l t hough we cannot prove t h a t t h e so lu t ion space of a l l va l i d 
Steiner trees is covered by a l g o r i t h m 1， the a l g o r i t h m can at least access a l l 
straightened v a l i d Steiner trees. I t is suff ic ient f o r us t o o b t a i n good solut ions. 
Chapter 6 
Experimental result 
A n u m b e r o f expe r imen ts have been car r ied ou t o n the m i n i m i z a t i o n o f delays. 
Unless o therw ise s ta ted , the ne twork parameters o f t he examples are: 
i n p u t vo l tage: ”in = 5u(t)V 
resistance per u n i t length : R = l O O / c m 
d i scon t i nu i t y capacitance: Cd = O.OlpF 
gate capaci tance: Cg 二 l . O p F 
induc tance per u n i t length : L = 4 . 2 2 n丑 / c m 
capac i tance per u n i t length : C — l.77pF/cm 
dr i ve r resistance: Rd = lOH 
th resho ld vol tage: Vth 二 4 . 5 V 
De lay is def ined as the smal lest t i m e t h e response curve reaches t he th resho ld . 
I n each examp le , t he resu l tant ne twork by s i m u l a t e d annea l ing is compared 
t o those f r o m t w o o p t i m i z a t i o n a lgo r i thms , n a m e l y the 1-Steiner a l g o r i t h m i n 
[ K T 9 2 ] and t he A - t r e e a l g o r i t h m as descr ibed i n [CLZ92 . 
Regard ing s i m u l a t e d anneal ing, a s imp le coo l ing schedule is adopted. T h e 
t e m p e r a t u r e schedule is of the f o rm : Tk+i = rTk, where r is 0.85. T h e t e m -
pera tu re is lowered u n t i l there are N d o w n h i l l moves or t he n u m b e r of moves 





Chapter 6 Experimental result — 
( [ W L L 8 8 ] pp.47,87,115,132,161). T h e who le process is t e r m i n a t e d i f t he accep-
tance r a t e is less t h a n 5% o f a l l t he moves m a d e a t t h e t e m p e r a t u r e ( [ W L L 8 8 ] 
pp.87). 
I n o u r expe r imen ts , t h e n u m b e r N is e s t i m a t e d as t h e possible n u m b e r o f 
l inkages b y any t w o nodes. For a con f igu ra t ion o f AT, nodes the re are W c - l ) / 2 
poss ib le pa i rs t o be l i n k e d . A n d each pa i r can b e l i n k e d i n t w o ways b y bend-
l i n k ( d i r e c t - l i n k is ra re c o m p a r e d t o t he b e n d - l i n k ) . The re fo re there is a t o t a l o f 
N人 N c - l ) possib le l i n k s t o be made . However fo r each node i n t he pa i r the re is a 
r o u g h l y 1 / 2 p r o b a b i l i t y t h a t i t has the ho r i zon ta l o r v e r t i c a l l i ne w h i c h conf l ic ts 
w i t h t h e edge t o be added w h e n a l i n k is m a d e fo r t h e pa i r . For t h e l i n k t o 
resu l t i n a v a l i d m o v e b o t h nodes mus t have no t h e con f l i c t i ng edge. As a resu l t 
N is e s t i m a t e d as AT 二 導 - 1 ) x 1/2 x 1/2 二 環 一 l ) / 4 . A l t h o u g h N is 
n o t e x a c t l y t he n u m b e r o f ne ighbor ing so lut ions, i t is a reasonable es t ima te i n 
t e r m s o f t h e order o f m a g n i t u d e . 
A l t h o u g h s tab i l i zed A W E is a very good a p p r o x i m a t i o n t o t he t rans ien t 
responses, t h e final so l u t i on o f s imu la ted annea l ing m a y be one w i t h inaccura te 
a p p r o x i m a t i o n . I t is because, even i f t he m e t h o d s is accurate i n 99% of a l l 
t h e cases, i t is possib le t h a t t h e 1% inaccura te a p p r o x i m a t i o n s p roduce w r o n g 
b u t v e r y sma l l delays. I f i t is t he case，it is h i g h l y possible t h a t s imu la ted 
annea l i ng generate a con f i gu ra t i on be ing one of t h a t 1% cases. Obv ious l y i t is 
n o t des i rable. T h e so lu t i on t o th is p r o b l e m is t h a t i n t h e process of s imu la ted 
annea l i ng ins tead of o u t p u t t i n g on ly the best s o l u t i o n we o u t p u t t he best , say, 
10 so lu t ions . T h e n t h e 10 solut ions are ver i f ied b y S P I C E and t he best one is 
selected as the o p t i m a l so lu t ions. 
A l l t h e p rog rams abou t s tab i l i zed A W E and s i m u l a t e d annea l ing are w r i t t e n 
i n C + + and r u n i n SPARCcen te r 2000. T h e p r o g r a m s of 1-Ste iner and A - t r e e 
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a lgor i thms are obta ined f r o m U C L A V L S I C A D lab. 
6.1 Optimization of Overall Performance 
E x a m p l e 1: T h e coordinate of the source is defaul t to be (0 ,0) . T h e co-
ord ina te of the ou tpu t gates i n mic ro-meter ( / /m) are: gate 1:(100,200), gate 
2:(300，300), gate 3:(200，-200)，gate 4:(300，-400)，gate 5:(400，-100)，gate 6:(500，0), 
gate 7:(500 100). T h e op t im iza t i on process spent 90 minutes C P U t i m e to f in ish. 
T h e resul tant networks by m i n i m u m Steiner t ree a lgor i thm, A- t ree a lgo r i t hm 
and s imu la ted anneal ing are i l lus t ra ted i n fig.6.1, fig.6.2 and fig.6.3. The i r re-
sponse curves of ou tpu t gates are i n fig.6.4-6.6. Table 6.1 shows the delays of 
r i n d i v i d u a l gates and other detai ls of the networks. ( I n a l l examples response 
curves are generated by S P I C E and delays are the " t r ue " ones by SP ICE instead 
] of s tab i l ized A W E . ) 
！ ^ _ I 
F 
i npu t gate 
. -
F i g u r e 6 .1 : Example l : resul t by m i n i m u m Steiner tree. 
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< 1 • 
Figure 6 .3 : Examp le l : resu l t by s imu la ted anneal ing. 
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Figure 6.4: Example 1-.response curves of gates by the 3 methods. 
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Figure 6.4: Example 1-.response curves of gates by the 3 methods. 
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Figure 6 .6 : Examp le l :response curves of gates by the 3 methods. 
Gate no. Steiner " " ” A - t r e e S A 
1 一 1.49 1.40 1.41 
2 1 . 4 7 ~ 1.28 1.37 
3 — 1.60 1.52 1.04 
4 “ 1.34 1.69 0.993 
5 — 1 . 1 2 1.69 1.11 
6 — 1 . 0 9 1.81 1.34 
7 1.02 1.83 1.41 一 
m a x . delay 11 1.60 1.83 1.41 
t o t a l l ine l eng th " 1700// l i T 1700 f i m 1900 f i m 
Table 6.1: Examp le 1:delays of i n d i v i d u a l gates i n 0.1ns. 
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I n t h i s examp le , t h e m a x i m u m delays of t he t h ree me thods are 1.60, 1.83 a n d 
1.41 fo r Ste iner , A - t r e e a n d SA respect ively. T h e n e t w o r k by m i n i m u m Ste iner 
t ree a l g o r i t h m exh ib i t s be t t e r per fo rmance t h a n t h a t b y A - t ree a l g o r i t h m , a n d 
t h a t b y s i m u l a t e d annea l ing is t he best. I t s de lay is smal le r t h a n t h a t o f Ste iner 
b y 13% a n d t h a t o f A - t r e e b y 23%. F r o m t a b l e 6.1 we see t h a t there is no 
m e t h o d t h a t resul ts i n a set of delays each o f w h i c h is be t te r t h a n those b y 
o the r m e t h o d s . For some gates Steiner m a y be t h e best and fo r others A - t r e e is 
b e t t e r . I t jus t i f ies our approach t h a t on ly m a x i m u m delay is taken i n t o account . 
As expec ted , t he use of m a x i m u m delay as t he cost makes the var ia t ions o f t h e 
delays be tween gates smal le r . T h a t is, gates delays are more balanced. • 
E x a m p l e 2 : T h e coord ina te of t he source is de fau l t t o be (0 ,0 ) . T h e co-
o r d i n a t e o f t h e o u t p u t gates i n micro -meter( / im) are: gate 1:(300’400), gate 
2:(400，300), gate 3:(800,400), gate 4:(1200,100), ga te 5:(1000,-200)，gate 6:(900,-
300), gate 7:(700,-400)，gate 8:(500，-600). T h e o p t i m i z a t i o n process spent 101 
m i n u t e s C P U t i m e t o f in ish. 
T h e resu l tan t n e t w o r k by m i n i m u m Steiner t ree a l g o r i t h m , A - t ree a l g o r i t h m 
a n d s i m u l a t e d annea l ing are i l l us t ra ted i n fig.6.7，fig.6.8 and fig.6.9. T h e i r re-
sponse curves of o u t p u t gates are i n f ig .6.10-6.12. Tab le 6.2 shows the delays of 
i n d i v i d u a l gates a n d o ther detai ls of t he ne tworks . 
T h e observa t ion o f th i s example is s imi la r t o E x a m p l e 1 except t h a t now t he 
resu l t b y A - t r ee is be t t e r t h a n Steiner. T h e i r m a x i m u m delays are 2.10’ 1.89 
and 1.70 for Ste iner , A - t r ee and SA respect ively. T h e resu l t by SA is be t t e r t h a n 
t h a t o f Ste iner by 19% and t h a t of A - t ree by 11%. I t is f ound t h a t t he n e t w o r k 
b y m i n i m u m Steiner t ree is near ly a single p a t h connec t ing the gates w i t h l i t t l e 
t ree character is t ics . As a resu l t , a pulse has t o go t h r o u g h a long p a t h before i t s 
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i n p u t gate 
I k 
Figure 6 .7 : E x a m p l e 2:result by m i n i m u m Steiner tree. 
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Figure 6 .8 : Examp le 2:result b y A- t ree. 
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I I 
f 
i n p u t gate 
I ^ —  
Figure 6 . 9 : E x a m p l e 2:resul t b y s i m u l a t e d anneal ing. 
Qp^ tP no. I  Steiner A- t ree SA 一 
1 1.66 1.68 
— 2~ 
3 — 4 — z m z z i m i — ^ ^ ^ ^ 
1 1.30 1.65 
i 1.63 “"" J^^lII 
7 ""“ 1.30 
• 8 .一 1.34 1.89 1•‘州— 
n ^ ^ ^ ^ ^ ^ r g i S ^ T X n r 1.99 丄 . / [ 
州O u m 3400 Mm /mi 
Table 6 .2 : E x a m p l e 2:delays of i n d i v i d u a l gates i n 0.1ns. 
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Figure 6 . 4 : Example 1-.response curves of gates by the 3 methods. 
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F i g u r e 6.4: Example 1-.response curves of gates by the 3 methods. 
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Figure 6 .12 : Examp le 2:response curves o f gates by the 3 methods. 
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ref lect ions bounced back f r o m the other end o f t h e p a t h . T h e n the m a x i m u m 
delay tends t o be large. Ce r ta in l y a h igh ly b ranched t ree also can resul t i n large 
delay, as i l l u s t r a ted by the ne twork by A- t ree a l g o r i t h m . There is no s imple ru le 
on how t o get t he o p t i m a l so lut ion. • 
O t h e r exper iments are carr ied out and the i r resul ts compared to m i n i m u m 
Steiner t ree and A - t ree are l is ted i n table 6.3. 
Example no. 1 1 m a x i { d i ) ( O . l n s ) T o t a l length(100/xm) 11 。叫丨丨 Improvement 
of time of by ^A 
n。. gate | A-tree | SA. Steiper | A-tree. | ^A • || SA (min) |1 Steiner | A-tTiT" 
3 I 6 II 1.29 1.52 1.21 15 15 17 11 27 6 % 2 0 % 一 
~ 4 7 r i ^ 1.92 T i T 18 18 2 1 74 5% 2；^ 
5 9 130 T^I 3 6 3 8 42 247 17% 20% 
6 10 2.44 2.67 3 6 ~ 3 7 l^g 2 1 % 
" " " 7 n 0 3 3.01 2j7 ~ 3 8 43 51 392 16% 21% 
8 12" - T n 3.11 2.62 46 48 49 476 16% 16% 
9 13 O i 3.60 2.82 45 " " 5 0 ~ 57 687 12% 22% 
1 0 14 3：46 3.71 3.08 45 64 683 11% IJ% 
n 15 ^ 3.88 3.27 56 70 897 15% 16% 
4.15 4.25 3.62 || 56 | 63 | 73 || 1229 13% 15% ^ 
T a b l e 6 .3 : Compar ison of results by SA and m i n i m u m Steiner t ree and A- t ree . 
T h e average and largest improvement of SA w i t h respect to Steiner is 13% 
and 19%, and w i t h respect t o A- t ree is 20% and 27%. 
I n a l l the examples, i t is observed tha t 6 t o 10 poles are good enough for 
A W E . 
Several po in ts are no ted regarding a l l the examples: 
• I n some cases the m i n i m u m Steiner tree a l g o r i t h m can result i n a ne two rk 
w i t h ra ther good per formance. The o p t i m a l so lu t ion obta ined by s imu la ted 
anneal ing improves the m a x i m u m delay b y a few percentage. 
• Excep t example 2, ne twork by Steiner has m a x i m u m delay not greater 
t h a n those by A- t ree . I t can be concluded on average m i n i m u m Steiner 
t ree a l g o r i t h m is a be t te r a lgo r i t hm t h a n A- t ree . 
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• I n a l l cases the o p t i m a l solut ions have t o t a l in te rconnec t leng th larger t h a n 
t h a t by Steiner and A- t ree . I t shows t h a t t h e o p t i m a l solut ions are no t i n 
t h e set o f ne tworks w i t h m i n i m u m t o t a l in te rconnec t length . 
6.2 Optimization on Individual Delay 
As m e n t i o n e d i n sect ion 5.1，it is not prefer red t o on l y i nc luded a single delay 
i n t o t h e cost f u n c t i o n as o ther gates m a y have v e r y large delays. Therefore t he 
f o l l ow ing cost f u n c t i o n is used for m i n i m i z i n g t h e j t h gates: 
dj + maxi{di) 
E x a m p l e 13: T h e same set of o u t p u t gates as i n examples 1 is used, b u t 
i n d i v i d u a l gates are m i n i m i z e d instead of the m a x i m u m delay. T h e resu l tan t 
n e t w o r k on m i n i m i z i n g the delay of gate 4 is shown i n fig. 6.13. Please refer 
t o examp le 1 for the ne tworks by m i n i m u m Steiner t ree a l g o r i t h m and A - t r ee 
a l g o r i t h m . T h e response curves are shown i n f ig. 6.14. T h e o p t i m i z a t i o n process 
spent 73 m inu tes to f in ish. 
T h e delays of gate 4 by Steiner, A- t ree and SA are 1.34, 1.69 and 0.967 respec-
t i ve l y , t he m a x i m u m delay of the ne twork are 1.60, 1.83 and 1.48 respect ively, 
and t h e t o t a l l eng th of in terconnect are 1700, 1700 and 1800 f i m respect ively. 
I t is f o u n d t h a t the m a x i m u m delay of ne twork b y SA is smal ler t h a n those b y 
Steiner and A- t ree , besides t h a t the delay of ga te 4 is m in im ized . I t just i f ies 
the use of m a x i m u m delay i n the cost f unc t i on w k i c h ensures t ha t the overa l l 
pe r fo rmance of the ne twork w i l l not be worsened b y m i n i m i z i n g the delay of an 
i n d i v i d u a l gate. 
T h e delays of o ther gates of the same ne twork are also m in im i zed using t h e 
same cost func t i on . T h e resul ts, together w i t h t h a t of gate 4，are l is ted i n tab le 
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Figure 6 .13: Examp le 3:result by s imu la ted anneal ing. 
6[~ ' ‘ “ ‘ 
一 S A 
0 I …"Ste iner • 
S*®" I - - A-tree 
1 J 




i — . J 
Figure 6 . 1 4 : E x a m p l e 3:response curves o f gates by s imula ted anneal ing. 
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6.4 
Gate II gate delay & max. delay (0.1ns) || Total length CPU Improvement 
no. StiiHi? A-tree SA (100 n m) time of by SA _ 
d , 「 二 d , dma. | d, dmas Steiner A-tree SA SA (mm) Sterner A-tree 
1 1.49 1.60 1.40 1.83 1.06 1.50 17 丨 17 丨 20 8 1 2 9 % 2 巧 
一2 r i T 1 - m ^ ^ - T ^ - T ^ - T J ^ 17 17 20 —— 
— Oo""“1 m ""“^~ 17 20 76 ^——gg— 
— 1.34 1 . 6 0 1 . 6 9 1.83 " O： ^~ ~ T i T " 17 17 18 ^ — — 
—5 U 2 T m " " “ 0 9 " 1.83 19 60 9%—— 
6 T m " " “ O o " " o r 1.83 0.997 1.50 17 17 21 ^ ^ 
1.02 1.60 1.83 1.83 1.05 1.47 || 17 丨 17 丨 20 || 62 - 3 % 4 3 % 
Table 6 . 4 : E x a m p l e 1 3 : 0 p t i m z a t i o n t o o the r gates delays 
I t is observed f r o m tab le 6.4 t h a t t he i m p r o v e m e n t varies great ly . T h e r e are 
nega t i ve i m p r o v e m e n t for gate 7. I t is because ou r cost f u n c t i o n inc ludes t h e 
m a x i m u m delay. A l t h o u g h t he gate delay d j f r o m SA is larger t h a n t h a t f r o m 
m i n i m u m Steiner t ree a l g o r i t h m , t he s u m of m a x i m u m delay and t h e gate delay 
is sma l le r . T h i s case shows t he m i n i m u m Ste iner t ree a l g o r i t h m is a l ready ve ry 
good fo r gate 7 pa r t i cu l a r l y . • 
A n u m b e r of o ther examples on i n d i v i d u a l gates are done and t he resul ts are 
l i s t ed i n t ab le 6.5. One gate is selected f r o m each gate d i s t r i b u t i o n t o do t h e 
o p t i m i z a t i o n . To i l l us t ra te how large the effect o f t h e o p t i m i z a t i o n , t he selected 
gates t e n d t o have large delay i n t he networks b y Ste iner a n d A- t ree . I n a l l t h e 
examp les , i t is f o u n d t h a t 6 t o 10 poles are good enough for A W E . 
I t is observed f r o m tab le 6.5 t h a t t he i m p r o v e m e n t is s ign i f icant , u p t o a 
m a x i m u m of 44%. A n d the overa l l pe r fo rmance of t he ne two rk by SA is n o t 
b a d c o m p a r e d t o those f r o m Steiner and A - t ree . I n mos t cases, no t even t h e 
in te res ted gate delay is smal le r , t he m a x i m u m de lay is also smal ler . I t imp l i es 
t h a t t h e overa l l pe r fo rmance is i m p r o v e d besides t h e in teres ted gate. 
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e no. II . . 二二 II r i f II 
no 二 ^ ^ ^ ^ l ^ - ^ T - r i ； ^ l i n e r A.Uee SA SA (min) S 二 A^ee 
H H 6 1 丄 1.29 1.52 1.52 0.902 1.36 15 15 16 35 ' 
—15 — 1.49 1.49 T i r - O r - 1.05 1.56 18 I S _ _ ^ —— 
- ^ T — — 1.72 2.38 1.48 g g _ _ — — H ^ 
— 1 8 2.67 2.67 1 . 5 2 _ _ _ ^ ^ g _ _ _ ^ ——Hi^ 
To 7 1 — — T 5 3 ^ 8 3 ^ O r ^ 1.72 2.52 38 43 51 569 ^ — — l i ^ 
I T — — ^ " 3 1 7 3 T i 0 6 1 . 8 5 ST^T" 45 50 53 676 _ _ 
^ i T " .TSS 3.86 3.88 2.24 3.56 _ 5 6 ^ _ _ _ — — ^ — — 
——^ ^ T i r h - l S 4.17 4.25 2.57 3.66 56 I 63 | 69 1126 || 3870 L i ^ 




I n t h i s thesis, we have app l ied s imu la ted annea l ing t o find an o p t i m a l n e t w o r k 
t o connect a source and a set of o u t p u t gates l oca ted at f i xed sites. T h e n e t w o r k 
is o p t i m i z e d i n t he sense t h a t m a x i m u m delay is m i n i m i z e d or i n d i v i d u a l de lay 
is m i n i m i z e d . 
W h e n s imu la ted anneal ing is used, m u c h care m u s t be taken on t he com-
p u t a t i o n t i m e since i t is we l l - known t h a t s i m u l a t e d anneal ing is c o m p u t a t i o n a l 
expensive. As a resul t we have to use a delay e s t i m a t i o n m e t h o d w h i c h is eff i-
c ien t , a n d at t he same t i m e accurate enough t o e x h i b i t t he m a j o r f l uc tua t ions o f 
t he t rans ien t response, as t he cost eva luat ion i n t h e process of s imu la ted anneal-
ing. W e have a de ta i led discussion on d i f ferent delay es t ima t i on methods and 
even tua l l y t he s tab i l i zed A W E m e t h o d is selected. I t is a compromise be tween 
t he t w o factors. 
Subsequent ly we f o r m u l a t e the capt ioned p r o b l e m so t h a t s imu la ted anneal-
i ng can be appl ied. W e have reduced the so lu t i on space i n t o one t h a t inc ludes 
va l i d Steiner trees only. I t is i m p o r t a n t since i t w i l l g rea t l y reduce the c o m p u -
t a t i o n t i m e . Based on the reduced so lu t ion space we define the "ne ighbo r i ng 
moves，，in the process of s imu la ted anneal ing. T h e a l g o r i t h m m a k i n g t he moves 
is p roven t o be correct , and complete w i t h respect t o a special class of v a l i d 
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Steiner trees. 
A n u m b e r of examples are tested using s imu la ted anneal ing. T h e results are 
compared t o those by m i n i m u m Steiner tree a l g o r i t h m and A- t ree a lgo r i t hm. 
Ra the r s igni f icant improvement is observed. I n t h e examples of op t im i z i ng over-
a l l per fo rmance, the reduct ions of delays are be tween 5 % - 2 7 % . I n the examples 
of o p t i m i z i n g the per formance of one par t i cu la r delay, t he reduct ions of delays 
are u p to 44%. I t is also observed t ha t m i n i m u m Steiner tree a l g o r i t h m has 
be t te r results t h a n A- t ree a l g o r i t h m does i n mos t cases. 
I n th is thesis, the ne twork is op t im ized w i t h respect t o the delays. However 
t he same technique can also be appl ied to the p r o b l e m of m i n i m i z a t i o n of c lock 
skew. T h e on ly mod i f i ca t i on is s imp ly changing the cost func t ion , and t h e n a l l 
t he process can go on w i t h o u t fu r the r mod i f i ca t ion . I t reflects the flexibility o f 
the m e t h o d . 
A l t h o u g h s imu la ted anneal ing can produce h i g h qua l i t y so lut ion networks , 
i ts h i g h cost on c o m p u t a t i o n t i m e sometimes p roh ib i t s t he use of i t to m i n i m i z e 
the delays. One possible f u t u r e work is to l ook for a very eff icient m e t h o d t o 
evaluate the delays so t ha t the t i m e needed for s imu la ted anneal ing is shor ter . 
Ce r t a i n l y the eva luat ion m e t h o d must also be accurate enough otherwise s im-
u la ted anneal ing w i l l become useless. Ano the r d i rec t ion of f u tu re research is 
t o para l le l ize the s imu la ted anneal ing process so t h a t i t can be done i n a m u c h 
i 
shorter t i m e . 
Appendix A 
Fig . A . l i l l us t ra ted how we can ob ta in the ne twork segment as i n fig. 5.15. 
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